#### EBS4

### Electronics + Microprocessors Analog Electronics + Digital

#### <u>S</u> 7 **Section-B** Unit Combinational Logic Circuits Section-C: Microprocessors ..... ADC and DAC **Semiconductor Memories** Sequential Circuits Boolean Algebra, Logic Gates and K-Maps Integrated-Circuit Logic Families Number Systems and Binary Codes **Digital Electronics Pages** 92 - 105 88 85 83 8 57 73

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

### Digital Electronics **Description Sheet**

### Chapter-1: Introduction

- Boolean Algebra:
- Boolean basic operators
- Basic logic gates
- Boolean algebra
- Truth table
- Minterms and Maxterms
- Literal and variables
- Simplification of boolean functions and
- Universal logic gate
- Radix based number systems Standard number systems:
- representation problems.
- K-Map:
- expression

0000

- Definition of implicant, prime implicant and
- Finding minimal expressions using k-map
- Don't care combinations definition and

- Sum of product and Product of sum from

- Derived operators
- equations using properties
- EX-OR and EX-NOR Simplification and equality properties on
- number, any radix number to decimal Conversion decimal number to any radix
- (r 1)'s and r's complements their requirements
- Signed binary number representation sign magnitude, signed 1's and signal 2's complement range of number in various
- Definition of irredundant and minimal
- Necessity of k-map
- k-map on 2, 3 and 4 variables
- essential prime implicant
- Finding prime implicant and essential prime implicant
- SOP and POS
- problems

- Five variable k-map
- Objective type question
- Conventional questions

## Chapter-2: Digital Circuits

- Combination Circuits:
- BCD codes: Weighted and non-weighted codes codes, self complementary codes, reflective
- Code conversion:
- ⇒ BCD to Excess-3
- ⇒ Binary to gray ⇒ Excess-3 to BCD
- ⇒ Gray to binary
- Arithmetic Circuits: ⇒ Any weighted BCD to natural BCD codes
- Half-adder, Full-adder, Half subtractor, Full subtractor
- Binary adder
- ⇒ Serial adder
- ⇒ Ripple carry adder
- ⇒ Carry look ahead adder
- 4-bit binary adder and binary subtractor Binary subtractor: Problems with 1's and 2's complement, advantage of 2's complement
- BCD to Excess-3 and Excess-3 to BCD
- BCD adder and subtractor circuit design
- Multiplexer:

Binary comparator circuit

- MUX circuit with logic gates Active low and Active high enable
- Different applications of MUX's
- Realizing functions using MUX
- Analysis of MUX problems
- Decoder/DE-MUX circuits and their applications
- Encoder and priority encoders

MADE **F2A** 

© Copyright

Chapter-3: Sequential Circuits

- table, excitation table, affect of clear and Binary latch and S-R and J-K flip-flop circuits with NAND gates: Truth table, characteristic preset input
- Race around condition and its solution
- Master slave J-K flip-flop
- D and T flip-flop
- State diagram of flip-flop
- General procedure for converting one flipflop to another flip-flop
- Analysis of flip-flop circuits for finding truth table, characteristic equation, excited table
- Registers:
- SISO, SIPO, PISO and PIPO operations and timing diagrams
- Universal shift registers
- Application of shift registers
- Asynchronous counter:
- Difference between asynchronous and ripple
- n-bit ripple up/down counter with timing diagram
- clear and preset terminals MOD-N counter: Ripple counter design using
- Synchronous counter:
- Design procedure for simple sequence and regular sequence
- Analysis of synchronous counter state
- Finite state machine:
- Moore and Mealey machines
- Sequence detector problems

## Chapter-4 : Semiconductor Memories

- ROM, SRAM and DRAM circuits and differences
- PLD, PLA, PAL
- Combinational circuit design using PLDs
- Combinational circuit design using ROM, PLA and PAL

and Binary Codes

Number Systems

## Chapter-5: Logic Families

- DTL, TTL, NMOS and PMOS, CMOS Logic
- Characteristic of logic IC's
- Comparison between logic families
- Numerical problems

### Chapter-6: Converters

- D to A converter:
- Weighted registers
- R-2R and inverse R-2R
- A to D converter
- Comparator type
- Successive approximation type
- Counter type
- Dual slope
- Numerical problems

## Multiple Choice Questions

Which of the following represents '£3<sub>16</sub>'?

**Q.1** What are the values respectively, of  $R_1$  and  $R_2$ in the expression  $(235)_{R1} = (565)_{10} = (1065)_{R2}$ ? (a) 8, 16 (b) 16,8 ·

œ

result in  $F_{16}$ ?

 $(BA)_{16} - (AB)_{16}$  $(BC)_{16} - (CB)_{16}$ 

Which of the following subtraction operations

(d)  $(200)_{16} - (11D)_{16}$ .

ESE-2002]

 $(2BC)_{16} - (1DE)_{16}$ 

(b)  $(1BC)_{16} - (DE)_{16}$ (a)  $(1CE)_{16} + (A2)_{16}$ 

(c) 6, 16

- (d) 12,<u>8</u> [ESE-2004(EE)]
- $(2)_3 + (3)_4 = (?)_5$
- (b) 11 (d) Not possible

(c) None of these 1

- Q S Convert the octal number 127543 into the hexadecimal form.
- (a) AF63\* (b) AF53

Ω.9

The binary equivalent of hexadecimal number

(a) Only 1 and 2(c) Only 2 and 3

(b) Only 1 and 3

(d) 1, 2 and 3

[ESE-2006]

below:

Select the correct answer using the code given

 $(CB)_{16} - (BC)_{16}$ 

- (c) AFD3
- (d) BCD3
- **Q.4** If  $(11x1y)_8 = (12C9)_{16}$  then the values x and y (a) 3 and 1 .(c) 7 and 5 (b) 5 and 7 (d) 1 and 5
- ESE-2012]

**2.10** (*FE*35)<sub>16</sub>XOR(CB15)<sub>16</sub> is equal to

ESE-2002]

(c) (*FF*50)<sub>16</sub> (a) (3320)<sub>16</sub>

(d) (3520)<sub>16</sub> (b) (FF35)<sub>16</sub>

ESE-2000]

- Q.5 If  $(2.3)_{\text{base 4}} + (1.2)_{\text{base 4}} = (y)_{\text{base 4}}$ ; what is the (a) 10.1 · (c) 10.2 value of y? (b) 10.01 (d) 1.02
- [ESE-2005] 💿 Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

**Q.11** F's complement of  $(2BFD)_{hex}$  is

(c) D402

E304

(b) D403

(d) C403

[ESE-2001]

- 0.6 How many 1's are present in the binary representation of

2.14 The 2's complement representation of –17 is

(a) 101110

(c) 111110

(d) 110001 (b) 1,011111

[GATE-2001]

- (a) 8 . (c) 10  $(4 \times 4096) + (9 \times 256) + (7 \times 16) + 5?$ **b** <u>a</u> [ESE-2004]

- F5H

www.madeeasypublications.org

© Copyright

© Copyright

www.madeeasypublications.org

MADE

EBSU rublications

THOE

Workbook

	ERSY	MADE	www.madeeasypublications.org
	[ESE-2002(EE)]		2's complement notation is
	Q.26 The decimal equivalent of hexadecimal number of 2A0F is		Q. 19 1Wo 4-bit 2's complement numbers 1011 and 0110 are added. The result expressed in 4-bit
	[ESE-2000]		O 10 H. 1 H. 2
	(6.25) The minimum decimal equivalent of the number 11C.0 is	d neitinw e	(b) 1111 × <sub>3</sub> × <sub>2</sub> × <sub>1</sub> × <sub>0</sub> (c) 1× <sub>3</sub> × <sub>3</sub> × <sub>3</sub> × <sub>3</sub> × <sub>2</sub> × <sub>1</sub> × <sub>0</sub> (d) 1× <sub>2</sub> × <sub>3</sub>
	Numerical Data Type Questions		is $X_3 X_2 X_1 X_0$ . This number when stored using 8-bits will be (a) 0000 $X_3 X_2 X_1 X_0$
	Tr.		Q.18 A number in 4-bit 2's complement representation
-	(c) 011111 (d) 111110 [ESE-2006]		(d) Range of signed 2's compliment numbers is $(-2^{n-1})$ to $(2^{n-1}-1)$
	Q.24 What is the Gray code wo		(a) Range of signed 1's compliment numbers is $(-2^{n-1} + 1)$ to $(2^{n-1})$
			(b) Range of signed magnitude number is $(-2^{n-1}-1)$ to $(2^{n-1}-1)$
	(a) Excess-3 (b) 5421	o (2 <sup>n</sup> – 1)	for the range of $n$ bits binary numbers (a) Range of unsigned numbers is 0 to $(2^n -$
			Q.17 Which of the following statement is Incorrect
	Q.23 Which of the following weighted code will give	[GATE-2004]	
	(c) 1101 (d) 1001 ·		-64  to  + 63 (d)
	-	omplement number is	represented by 6-bit 1's complement number is (a) $-31$ to $+31$ (b) $-63$ to $+63$
	Q.22 A decimal number 6 is written in excess-3 code		(2.16) The range of signed decimal numbers that can be
	)	GATE-2004]	
	(d) (011110000100) <sub>BCD</sub>		(d) $-25$ $-9$ and $-57$ respectively
	(C)	2	
	(b)		(a) 25, 9 and 57 respectively
	7		following sets of number?
	Q.21 The BCD code for a decimal number		(Q.1) 11001, 1001 and 111001 correspond to the 2's
-	[GATE-2014]	[ESE-2002]	)
<b>)</b> •	(a) 1000 (b)	٧	(d)
ar -	8-4-2-1 Binary Coded Deci	0, 10110.1001	(a) 0, 10110.1011 (b) 0
	Q.20 Which of the following is an invalid state in		equivalent of 22.5625 is (the bit before comma
	[GATE-IN:2003]		Q.14 In signed magnitude representation, the binary
	(Q)	9E/ [GAIE-2001]	(c) DES 1 (d) 9
	(c) 1101		ABE (b)
	(a) 0001 · (b) 0010		Q.13 The 2's complement representation (-539) <sub>10</sub> in hexadecimal is
			) 1) 1

Publications	PSP I	

Q.27 The decimal equivalent of binary number

10110.11 is\_

Q.28 In a particular number system having base B.  $(\sqrt{41})_B = 5_{10}$ . The value of 'B' is

**Q.29**  $(-64)_{10}$  +  $(80)_{16}$  =  $(?)_{10}$ 

ESE-2007]

Q.30 Given  $(135)_{\text{base x}} + (144)_{\text{base x}} = (323)_{\text{base x}}$ The value of base x is [ESE-2005]

(0.31) 2's complement representation of a 16-bit FFFF. Its magnitude in decimal representation is \_\_\_\_\_\_\_ number (one sign bit and 15 magnitude bits) is

[GATE-1993]

Q.32 A number is expressed in binary two's complement as 10011. Its decimal equivalent value is [ESE-2002]

Q.33  $(X)_B$  is expressed in gray code as  $(11110)_2$ . The value of X is value of X is

Q.34 Consider a system which has two eight bit inputs equivalent of the output from Gray Code input to the Gray Code Converter, the decimal the inputs. The eight bit output of the system is produces eight bit output that is bitwise XOR of  $D_1 = 0.1010101$ ,  $D_2 = 0.0000000$ , the system Converter is

Q.35 The 16-bit 2's complement representation of an representation is integer is 1111 1111 1111 0101; its decimal

### Try Yourself

[GATE-2016]

크 Find the value of x.  $(135)_x + (144)_8 = (214)_{x+2}$ 

 $[\mathsf{Ans}: x = 7]$ 

**T**2. Consider the addition of numbers with different bases

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.  $(X)_7 + (Y)_8 + (W)_{10} + (Z)_5 = (K)_9$ If X = 36, Y = 67, W = 98 and K = 241 then find the value of Z.

ω For radix r, decimal value of  $(110)_r$  is 4r then r is [Ans: 34]

 $|f(10)_x \times (10)_x = (100)_x; (100)_x \times (100)_x = (10000)_x$ and decimal value of (010), is

(a) 2 then x can take value:

(c) 10

(d) All of these

y as unknown. The number of possible solutions Consider the equation  $(123)_5 = (x8)_y$ , with x and

[GATE-2014, Ans: (3)]

of x and y are If  $73_x$  (in base-x number system) is equal to 54, (a) 8, 16 (in base-y number system), the possible values (b) 10, 12

(c) 9, 13

(d) 8, 11


Consider the following multiplication: Which one of the following gives appropriate  $(10w1z)_2 \times (15)_{10} = (y01011001)_2$ [GATE-2004, Ans: (d)]

(a) W = 0, y = 0, z = 1(b) W = 0, y = 1, z = 1W = 1, y = 1, z = 0W = 1, y = 1, z = 1

values of w, y and z?

[ESE-2004(EE)]

Identify the correct statement with respect to signed magnitude format. following circuit? Numbers are represented in



© Copyright

MADE ERS4

- MADE Publications ERS4

© Copyright

It outputs x + 1 (d) It outpus y + 1It outputs x + y (b) It outputs y - x

<u>ල</u> (a)

- T9. the 2's complement number 1101 is An equivalent 2's complement representation of (a) 110100
- (b) 001101 (d) 111101

110111

- [GATE-1998, Ans: (d)]
- T10. Twos complement format of + 127 is (c) 01101101 (a) 01111111 10000000
- <u>a</u> 10010010
- [Ans: (a)]

The number of 1's in 8-bits representation of -127 in 2's complement form is m and that in 1's complement form is n. What is the value of © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.


[ESE-2005]

by an n-bit 2's complement number system The range of integers that can be represented

- (a)  $-2^{n-1}$  to  $(2^{n-1}-1)$
- (b)  $-(2^{n-1}-1)$  to  $(2^{n-1}-1)$
- <u>O</u>  $-(2^{n-1}+1)$  to  $2^{n-1}$
- $-(2^{n-1}+1)$  to  $(2^{n-1}-1)$

[ISRO-2009, Ans: (a)]

T13. Consider a System S as shown in the figure below



and then 2's compliment to produce output. A new System H is designed in which 3 System System S performs 1's compliment of the input S are cascaded.


> is the output  $(O_3 O_2 O_1 O_0)$ If the applied input  $(I_3 I_2 I_1 I_0)$  is 1010, then what 4-System S System System - 0<sub>1</sub> Output ò

T14. The circuit shown in the figure converts

[Ans: 1101]

MSB **STUPTUO** 

- BCD to binary code
- Binary to excess - 3 code
- Excess 3 to Gray code
- Gray to Binary code
- T15. The circuit shown below converts. (here  $\oplus$  is XOR)




- **b** Binary to Excess 3
- (C) Excess 3 to gray
- Gray to binary
- T16. Write gray code for binary numbers from 0000 to 1111

### Boolean Alg jebra, Logic Gates and K-Maps



## Multiple Choice Questions

- <u>0</u> The precedence order while solving Boolean expression is
- (a) () < OR < AND < NOT
- (b) () > NOT > AND > OR
- (c) () < NOT < AND < OR
- (d) ( ) < AND > NOT > OR
- Ω 2 What logic gate is represented by the circuit shown below?



- (c) NOR AND
- (b) NAND
- (d) EQUIVALENCE
- The expression  $A + \overline{A}B$  is represented by

Ω

(a)



<u>ල</u>

Q.4

- If X = 1 in the logic equation  $[X+Z\{\overline{Y}+(\overline{Z}+X\overline{Y})\}]\{\overline{X}+\overline{Z}(X+Y)\}=1$ then
- (a) Y = Z

(b)  $Y = \overline{Z}$ 

Z = 0

<u>o</u>

(d) Z = 1

[GATE-2009]

200 3-2009 Q 5

The Boolean expression is equivalent to  $ABCD + A\overline{B}CD + ABC\overline{D} + A\overline{B}C\overline{D}$ 

- (c) ABC
  - (a) 1 (b) *AC*

(a) A ·

- <u>ار</u> If x and y are Boolean variables, which one of the following is the equivalent of  $x \oplus y \oplus xy$ ?
- (a)  $x+\overline{y}$ (b) x + y

(c) 0

[ESE-2004(EE)]

- © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. The Boolean expression  $\vec{Y} \vec{Z} + \vec{X} \vec{Y} + \vec{X} \vec{Z}$  is logically equivalent to
  - X + ZY
  - (b)  $X\overline{Y}\overline{Z} + \overline{X}\overline{Y}\overline{Z} + \overline{X}Y\overline{Z} + \overline{X}\overline{Y}Z$
  - (c)  $XYZ + \overline{X}\overline{Y}\overline{Z}$
  - (d) XY + YZ + XZ
  - œ be constructed for n Boolean variables is The total number of Boolean functions that can
  - (a) *n* (c) (2<sup>n</sup>)<sup>n</sup>
  - (a) 2<sup>2</sup>1
  - [DRDO-2009]
  - တ် With 4 Boolean variables, how many Boolean expressions can be formed?

  - (c) 1024 (1 K) (d) 64 K (64 × 1024)

  - [ESE-2002]

  - .10 Consider the statement below:
  - If the output waveform from an OR gate is the same as the waveform at one of its inputs, the other input is being held

permanently LOW.

Copyright

PS4 ications

Workbook

ίΛ If the output waveform from an OR gate is permanently HIGH. always HIGH, one of its input is being held

The statement, which is always true, is

- Both 1 and 2 Only 2
- (b) Only 1 (d) None of these
- Q.11 If the output of a logic gate is '1' when all inputs are at logic '0', the gate is either ij
- <u>a</u> A NAND or A NOR
- An AND or an EX-NOR
- An OR or an NAND
- An EX-OR or an EX-NOR [ESE-2014]
- Q.12 Which one of the following statements is © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

are to be used, the best option for the unused For a 4-input NOR gate, when only two inputs

- connect them to the ground
- connect them to  $V_{cc}$
- connect them to the used inputs

### [ESE-2004(EE)]

- Q.13 How is inversion achieved using EX-OR gate? <u>a</u> Giving input signal to the two input lines of the gate tied together.
- ₤ Giving input to one input line and logic zero to the other line.
- <u>ල</u> Giving input to one input line and logic one
- Inversion cannot be achieved using EX-OR

#### [ESE-2002]

is equivalent to:  $Y = A \oplus \overline{A} \oplus \overline{A} \oplus A \oplus A \oplus \overline{A} \oplus \overline{A} \oplus \overline{A} \oplus A \oplus A$  the Y Q.14 Consider

- 1 OR *E* <u></u> A EX OR 0
- 1 NOR B
- <u>a</u> A AND A
- $f = (A\overline{B}\overline{C} + \overline{A}B\overline{C} + ABC + \overline{A}\overline{B}C) \oplus A$ can be

Q. 15

The function

- written as:  $B \oplus C$

www.madeeasypublications.org

- $A \oplus B \oplus A$
- ලු ල None of these

- ERSY

- Q.16  $\left[ (A + A\overline{B})(A + \overline{A}\overline{B}) \right] + \left[ (CD + \overline{C}\overline{D}) + (C \oplus D) \right]$
- (C) (E)
- Q.17 Statement (I): XOR gate is not a universal gate Statement (II): It is not possible to realize any

Q.22

when control 'A' is 0 then circuit is

control 'A' is 1 and lets it pass through uninverted

- Boolean function using XOR gates only. **a** Both Statement (I) and Statement (II) are individually true and Statement (II) is the
- 鱼 Both Statement (I) and Statement (II) are correct explanation of Statement (I). correct explanation of Statement (I). individually true but Statement (II) is not the
- <u>ල</u> Statement (I) is true but Statement (II) is
- <u>a</u> Statement (I) is false but Statement (II) is

Q.23 For the logic circuit shown in figure below, the

NAND gate XNOR gate

(b) XOR gate(d) NOR gate

XOR gate

Control


Black Box

Output

output 'Y' is equal to

#### [ESE-2012]

Q.18 All the logic gates in the circuit shown below have finite propagation delay. The circuit car be used as a clock generator, if



- X = 0 or 1 *X* = 0 X = YX = 1
- [GATE-IN:2006]

Q.24 What is the boolean expression for the output t

<u>ල</u>

A+B+C

<u>a</u>

All of these AB+BC

(a)

AB+BC+B+C


**b** 

of the combinational logic circuit of NOR gates

given below?

Ø

- Q.19 The logic circuit of figure is a



Equality detector NAND [GATE-2003]

(C) (D)

Half adder

XOR

- Q.20 If a variable is having Ex-OR operation itself 'n' number of times; then the result is
- (a) Complement of variable if 'n' is even.
- ₤ Uncomplement of variable if 'n' is even.
- <u>ල</u> Complement of the variable if 'n' is odd
- Uncomplement of the variable if 'n' is odd

. 25

<u>ල</u> (a)

P+RQ + R

<u>a</u> <u></u>

P+Q+R

[GATE-2010]

P+Q

expression for Y is

In the circuit shown in the figure, if C = 0, the

© Copyright Q

#### Publications E P S

<sup>1</sup>An odd function involving three Boolean variables is

(c)  $\Sigma(1, 2, 4, 7)$ (a)  $\Sigma(1, 3, 5, 7)$ **b** 

<u>a</u> Σ (0, 3, 5, 6) Σ (0, 2, 4, 6)

[DRDO-2009]

Black box inverts the phase of input V when


© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. (a)

<u>ල</u>  $Y = A\overline{B} + \overline{A}B$ (b) Y = A + B

 $Y = \overline{A} + \overline{B}$ (d) Y = AB

[GATE-2014]


26 Identify the logic function performed by the circuit shown




(c) NAND (b) Exclusive NOR (d) NOR

[GATE-1993]

.27 Consider the following circuit composed of XOR gates and non-inverting buffers.



and  $d_2 = 4$  ns as shown in the figure. Both XOR at logic level 0 at time 0. If the following transition(s) (change of logic levels) occur(s) at that all gate inputs, outputs and wires are stable gates and all wires have zero delay. Assume The non-inverting buffers have delays  $d_1 = 2$  ns B during the interval from 0 to 10 ns waveform is applied at input A, how many




.28 ⊺ respectively. If the input  $V_i$  makes an abrupt propagation delays of 10 nsec and 20 nsec he gates  $G_1$  and  $G_2$  in the figure have


MADE **FSH** 


© Copyright

ERSY

change from logic 0 to 1 at time  $t = t_0$ , then the  $(t_1 = t_0 + 10 \text{ ns}, t_2 = t_0 + 20 \text{ ns}, t_3 = t_0 + 30 \text{ ns})$ © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.









Q.29 The switching expression corresponding to  $f(A, B, C, D) = \Sigma(1, 4, 5, 9, 11, 12)$  is

- (a) BCD + A'CD + AB'D
- 9 ACD' + A'B'C' + AC'D' ABC' + ACD + B'C'D
- <u>a</u> 0
- A'BD + ACD' + BCD'

#### [ISRO-2009]

Q.30 The Boolean expression  $AC + B\overline{C}$  is equivalent


- (a)  $\overline{A}C + B\overline{C} + AC$
- $\overline{B}C + AC + B\overline{C} + \overline{A}C\overline{B}$

9

- $AC + B\overline{C} + \overline{B}C + ABC$
- $ABC + \overline{A}B\overline{C} + AB\overline{C} + A\overline{B}C$

Q.31 What is the minimized logic expression [GATE-EC:2004]

corresponding to the given Karnaugh Map?



MADE ERS4

www.madeeasypublications.org

(a)

 $\overline{W}x\overline{y} + \overline{W}yZ + W\overline{y}Z + Wxy$ 

9

- <u>O</u>  $\overline{W}x\overline{y} + \overline{W}yZ + W\overline{y}Z + Wx\overline{y}$
- <u>a</u>  $xZ + \overline{W}yZ + \overline{W}x\overline{y} + Wxy + W\overline{y}Z$

37

required to implement  $A + A\overline{B} + \overline{B}C(A + \overline{C})$ ?

(a) (b) 2 (d) 6

GATE-2004

**Q.32** The function  $f(A, B, C, D) = \Sigma(5, 7, 9, 11, 13, 15)$ is independent of variable(s) (a) B (b) C (c) A and C (d) D

[DRDO-2009]

Q.33 Consider the following boolean function of four variables

 $f(w, x, y, z) = \Sigma(1, 3, 4, 6, 9, 11, 12, 14)$ , The function is

<u>a</u> independent of one variable

Ō independent of two variables

Q

.38 A minimized form of the function F

- <u>a</u> 0 independent of three variables
- dependent on all the variables

ISRO-2009

<u>O</u>

 $F = \overline{XY} + Y\overline{Z}$ 

<u>a</u> <u>(</u>

 $F = \overline{XY} + \overline{YZ}$  $F = \overline{X} \cdot \overline{Y} + YZ$ 

[GATE-2010]

 $F = \overline{X}Y + YZ$ 

Q.34 The min term of f(P, Q, R) = PQ + QR' + PR' is

 $m_2 + m_4 + m_6 + m_7$ 

(a)

**b** (C)  $m_0 + m_1 + m_3 + m_5$  $m_0 + m_1 + m_6 + m_7$ 

 $m_2 + m_3 + m_4 + m_5$ 

[GATE-2010]

Q.35 The Boolean functions can be expressed in (product of sums) form. For the functions canonical SOP (sum of products) and POS  $Y = A + \overline{B}C$ , which are such two forms

<u>o</u>

(a)  $Y = \Sigma (1,2,6,7) \text{ and } Y = \Pi (0,2,4)$ 

- <u>6</u>  $Y = \Sigma (1,4,5,6,7)$  and  $Y = \Pi (0,2,3)$
- <u>ල</u>  $Y = \Sigma (1,2,5,6,7)$  and  $Y = \Pi (0,1,3)$


<u>a</u>  $Y = \Sigma(1, 2, 4, 5, 6, 7)$  and  $Y = \Pi(0, 2, 3, 4)$ 

GATE-2008

.36 The SOP (sum of products) form of a Boolear minimized expression of the function is B, C, D(A is MSB, and D is LSB). The equivalent function is  $\Sigma(0, 1, 3, 7, 11)$ , where inputs are A

 $(\overline{B}+C)(\overline{A}+C)(\overline{A}+\overline{B})(\overline{C}+D)$ 

<u>a</u>



GATE-2010]

Q.40 The minterms for AB + ACD are

 $ABC\overline{D} + ABC\overline{D} + ABC\overline{D} + ABCD + A\overline{B}CD$  $\overline{A}\overline{B}CD + AB\overline{C}D + A\overline{B}C\overline{D} + A\overline{B}C\overline{D} + \overline{A}BCD$ 

 $A\overline{B}CD + AB\overline{C}D + ABC\overline{D} + \overline{A}BCD + A\overline{B}C\overline{D}$ 

(c) 6

(a) 4

required to implement a 2-input XOR gate is

(b) 5

(d) 7

ABCD + ABCD + ABCD + ABCD + ABCD

ESE-2013]

.41)The minimized function f obtained from the

K-map given below is

 $(\overline{B}+C)(\overline{A}+C)(\overline{A}+\overline{C})(\overline{C}+D)$  $(\overline{B}+C)(\overline{A}+C)(\overline{A}+\overline{C})(\overline{C}+\overline{D})$ 

<u>O</u> 9

 $(\overline{B}+C)(A+\overline{B})(\overline{A}+\overline{B})(\overline{C}+D)$ 

[GATE-2014]

R

BC

What is the minimum number of NAND gates © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

Ą

(a) CE' + A'BCE + BCD'E

B'C'E' + A'BCE + ABCD'E + BC'E

<u>b</u>

C'E' + A'BCD + BCDE

B'C'E + A'BCE + ABCD'E + BC'E [DRDO-2008]

.42 Which are the essential prime implicants of the

following Boolean function?

The following Karnaugh map represents a function F.

0

**Linked Answer Questions (38 and 39):** 

f(a, b, c) = a'c + ac' + b'c: (b) a' c and b' c (d) a' and bc'

(a) a' c and ac'

(c) a only

[GATE-2004]

.43 Consider the Boolean function,

Q.39 Which of the following circuits is a realization of

the above function *F*?

(a) ×<u>†</u>


Œ

of essential prime implicants? Which one of the following is the complete se  $F(w, x, y, z) = wy + xy + \overline{w}xyz + \overline{w}\overline{x}y + xz + \overline{x}\overline{y}\overline{z}.$ 

(a)  $W, y, xz, \overline{x}\overline{z}$ (b) w, y, xz

(c)  $y, \overline{x} \overline{y} \overline{z}$ (d)  $y, xz, \overline{x}\overline{z}$ 

.44 The output of the combinational circuit given below is



A+B+C B(C+A)(b) A(B+C)(d) C(A+B)

[GATE-2016]

.45 The minimum number of 2-input NAND gates

GATE-2016]

Ш **HSH** 

BROK

FRSHI

Q.46 Following is the K-map of a Boolean function of five variables P, Q, R, S and X. The minimum sum-of-product (SOP) expression for the function © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

- (a) PQSX+PQSX+QRSX+QRSX
- **b** QSX+QSX 6
- <u>ල</u> āsx+Q§X
- QS+QS

GATE-2016]

- Q.47 The chairman requested the aggrieved shareholders to him.
- bore with
- (a) bare with bear with bare

[GATE-2016]

Q.48 The Boolean expression  $(a+\overline{b}+c+\overline{d})+(b+\overline{c})$ 

- (a) 1 (c) a, b simplifies is
- <u>a</u> <del>b</del>
- a·b

[GATE-2016]


Q.49 Consider the Boolean operator # with the following properties:

Then x # y is equivalent to  $x # 0 = x, x # 1 = \overline{x}, x # x = 0 \text{ and } x # \overline{x} = 1.$ 

- $x\overline{y} + \overline{x}y$
- (b)  $\overline{x}\overline{y} + \overline{x}\overline{y}$
- $\overline{x}y + xy$ <u>a</u>  $xy + \overline{x} \overline{y}$

[GATE-2016]


Q.50 In the digital circuit given below, Fis:




www.madeeasypublications.org

MADE

MASK





<u>ල</u> (a)

- $\overline{XY} + Y\overline{Z}$  $XY + Y\overline{Z}$ ﻕ  $XY + \overline{Y}Z$
- <u>a</u>  $XZ + \overline{Y}$

[GATE-2016]

#### Numerical Data Questions

Type

Q.58

The number of prime-implicants for the given

function  $f(A, B, C) = \sum m(0, 2, 5, 6, 7)$  is

Q

.59 The number of essential prime-implicants in the

given function  $f(w, x, y, z) = \sum m(0, 2, 6, 7, 8, 9)$ 

13, 15) is

O

Q.51 Consider the logical functions given below  $f_2(A, B, C) = \pi(0, 1, 3, 6, 7)$  $f_1(A, B, C) = \Sigma(2, 3, 4)$ 

possible minterms in function  $\emph{f}_{3}$  are If f is logic zero, then maximum number of

Q.52 For the ring oscillator shown in the figure, the of the oscillator output? sec. What is the fundamental frequency (in GHz) propagation delay of each inverter is 100 pico



Q.53 The average propagation delay of each NOR the output signal  $V_0$  is \_ gate shown below is 10 ns. The frequency of MHz.



Q.54 The minimum number of NAND gates required without using any other logic gate is\_ to implement a 2-input EXCLUSIVE-OR function [GATE-2004]


Q .55 Minimum number of 2 input NAND gates F = A + B + C + D are required to implement the logic function

.56 The minimum number of 2 input NAND gates  $f(A, B, C) = A\overline{B}C$ required to realize the Boolean function 52

.57 Consider the function:  $\overline{A}(\overline{B}C + BCD) + \overline{B}\overline{D}(A + C) + \overline{A}\overline{B}\overline{C}$ 

 $d = \overline{A}B(C\overline{D} + \overline{C}D) + ACD$ 

Try Yourselt




**ゴ**.

 $f_2(x, y, z) = \sum m (4, 5)$  and If  $f_1(x, y, z) = \sum m(0, 1, 3,$ 5

- then  $f_3(x, y, z)$  is (a)  $\sum m(1, 4, 5)$  $f(x, y, z) = \sum m(1, 4, 5)$
- (b)  $\Pi M(1, 4, 5)$
- (c)  $\Sigma m\{1, 4, 5\} + d(2, 6, 7)$
- IIM (1, 4, 5)·d(2, 6, 7)

[Ans: (c)

72 Determine the function  $f_3$  if  $f_1 = w \overline{x} z + y \overline{z} + x \overline{z}$ 9, 12, 13) logic circuit is to be  $f(w, x, y, z) = \sum m(1, 3, 5, 6, 1)$ and the overall transmission function of the given 🕲 Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.



- $f_3 = \sum m (0, 2, 4, 7, 8, 10, 11, 14, 15)$
- **(b)**  $f_3 = \sum m(6, 9, 12)$
- $f_3 = \sum m(0,2,4,7,8,10,11,14,15) + d(6,9,12)$
- $f_3 = \sum m(6, 9, 12) + d(0, 2, 4, 7, 8, 10, 11, 6)$ 14, 15)

္ပယ of 20 EXOR gates is 'X' then output 'Y' is: In input to digital circuit consisting of a cascade


63

Where 'f' represents Boolean function and 'd'

Then simplified Boolean expression 'f'

literals.

represents don't care condition.



(c) X

<u>a</u> ×

[Ans: (b)]

Define the connective \* for the Boolean variables Consider the following expressions P, Q and R X and Y as X \* Y = XY + X'Y'. Let Z = X \* YP: X = Y \* Z


(d) All P, Q, R are valid. [GATE-2007, Ans: (d)]


(c) Only P and R are valid (b) Only Q and R are valid (a) Only P and Q are valid


Which of the following is TRUE?

Q: Y = X \* ZR: X \* Y \* Z = 1

<u>.</u> Which one of the following figures represents the coincidence logic?







[ESE-2000]

EBSY

www.madeeasypublications.org

© Copyright

© Copyright


MADE

[Ans: (c)]

M


EBSU

**T**6. are applied to the Ex-NOR gates. Find the If the waveforms A, B, C shown in figure below frequency of output. © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.



[Ans: 125 kHz]


**T7**. Minimized expression for Y is



A + B + $A + \overline{B}C$  $\mathcal{O}$ 

<u>ල</u>

- <u></u> A + BC
- <u>a</u>  $\overline{A} + \overline{B} + \overline{C}$
- **T**8. bulb. A switching circuit is given below. Based on this circuit find the Boolean expression for the



A Boolean function f of two variables x and defined as follows:

<u>T</u>9.

f(0, 0) = f(0, 1) = f(1, 1) = 1; f(1, 0) = 0

www.madeeasypublications.org

ERSY

gates (each having unit cost) would have a total available, a minimum cost solution for realizing cost of fusing only 2-input NOR gates and 2-input OR Assuming complements of x and y are not


- (a) 1 unit (c) 3 unit <u>a</u> <del>b</del>
- 4 unit 2 unit
- [GATE-2004]
- T10. Which of the following is/are have about T gate A T gate is having the output  $T(A, B) = \overline{A}B$
- (a) {\mathcal{T}} is functionally complete
- $\{T, 1\}$  is functionally complete
- $\{T, 0\}$  is functionally complete
- both a and b

[Ans: (b)]

T11. The simplification of Boolean expressions a+ab+abc+....


- (C) (D)  $a+\overline{b}+\overline{c}+...$ <u>a+b+c+...</u>
- a+b+c+... (b)  $\overline{a} + b + \overline{c} + ...$ (d) a + b + c + ...
- [Ans: (d)]

T12. The following labelled 1, 2, 3 and 4 in the network shown in the figure is redundant



[ESE-1999]

T13. For the box shown the output D is true if and only if a majority of the inputs are true.



The Boolean function for the output is

- (a)  $D = AB\overline{C} + \overline{A}BC + A\overline{B}C$
- 9  $D = ABC + \overline{A}BC + A\overline{B}C + AB\overline{C}$
- <u>O</u>  $D = \overline{A}\overline{B}\overline{C} + AB + AC + BC$

<u>a</u>  $D = \overline{A}\overline{B}C + A\overline{B}\overline{C} + \overline{A}B\overline{C} + ABC$ 

[ESE-2013]

T14. What is the Boolean expression for the truth table shown below?

C	В	>
0	0	0
	0	0
0	1	0
1	1	0
0	0	1
1	0	1
0	1	_
1	_	_
	0 1 0 1 0 1	0 0 1 1 0 0

- (a)  $B(A+C)(\overline{A}+\overline{C})$
- 0  $B(A+\overline{C})(\overline{A}+C)$
- <u>ල</u>  $\overline{B}(A+C)(\overline{A}+C)$
- <u>a</u>  $\overline{B}(A+C)(\overline{A}+\overline{C})$

T15.

GATE-2006

A bank has 3 locks with 1 key for each lock is to be designed with only two input NAND are not inserted at the same time. If the system gates, then find the number of NAND gates their keys into the assigned locks. All the keys to open the vault atleast two people must insert Each key is owned by a different person. In order

Ans: <u></u>

T16. A logic circuit implements the following Boolean function:


 $F(A, B, C, D) = \overline{A}C + A\overline{C}D$ 

It is found that m the circuit the input simpler expression for F. combination A = C can never occur. Find മ © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

[ESE-2014]

17. The standard sum of products of the function (a)  $\Sigma m(1, 4, 5, 6, 7) + d(, 2, 3)$ f = A + B'C is expressed as:  $\Sigma m(0, 2, 3) + d(1, 4, 5, 6, 7)$  $\Sigma m(1, 4, 5, 6, 7)$  $\Pi M(1, 4, 5, 6, 7)$ [DRDO-2008]

T18. The black box in the above figure consists of a minimum complexity circuit that uses only AND complexity circuit? leads to the correct design for the minimum same value. Which one of the following equations addition the 3 inputs x, y, z are never all the whenever x, y are different and 0 otherwise. In OR and NOT gates. The function f(x, y, z) = 1



x'y'z' + xy'z(d) xy + y'z + z'(b) x + y'z

[GATE-2007]

<u>o</u>

T19. A logic circuit has 3 inputs A, B, C and one number of inputs are at logic 1. Find minimized output Y. The output is logic 1 when majority expression for output Y.

ERSU

www.madeeasypublications.org


@ Copyright

Copyright

MADE

## Multiple Choice Questions


The circuit shown below does not represent



 $S(A, B) = \Sigma(1, 2)$ 

(a)

- **D** EXOR gate with A and B as inputs
- 0  $S(A, B) = \Pi(0, 3)$
- <u>a</u> Equality function
- Q.2 The circuit below represents X (A, B, C, D) as: function



Π(0, 1, 2, 4, 5, 6, 7, 11, 12, 13, 15) Π(0, 1, 2, 4, 5, 6, 7, 10, 12, 13, 15) © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. Ω.5

(a)

ලු ල

<u>ල</u> RA

<u>a</u> b nd

ERS4

MADE

www.madeeasypublications.org

Copyright


Copyright

If half adders and full adders are implemented half adders and full adders required will be numbers (using minimum gates) the number of using gates, then for the addition of two 17 bit

Ω ω

- (a) 0, 17
- (c) 1, 16 ×
- (b) 16, 1 (d) 8,8


Q.4 Consider the function F(a, b, c) = b c + bc + abr, s, in the following figure. multiplexer then what will be the values of p, q, If you implement F by means of 4-to-1



- (a) CI Ŋ , 1, C
- **b** Ç  $\mathcal{O}_{\mathsf{I}}$ *C*, 0
- (c) 1, 0, *C*, *C*,
- **a** C, C, 1, C
- x and y are two n-bit numbers. These numbers which uses k logic-levels. If the average gate are added by a n-bit carry-lookahed adder will be the maximum delay of carry-lookahead adder circuit? delay of carry-lookahead adder is d then what
- kd \

MADE EBS4

Consider the following circuit



value of at  $I_0$  and  $I_2$  (respectively)? If f(x, y, z) is  $\Sigma(0, 3, 5, 7)$  then what will be the

(a)


<u></u>

**Z**, **Z** 

- <u>a</u>

Z, <del>Z</del>

The Boolean expression for the output f of the multiplexer shown below is



 $P \oplus Q \oplus$ 

(a)

P+Q+R

- ₤  $P \oplus Q \oplus R$
- <u>a</u> P+Q+R

[GATE-2010]

In a look-ahead carry generator, the carry generate function G<sub>i</sub> and the carry propagate function  $P_i$  for inputs,  $A_i$  and  $B_i$  are given by

 $P_i = A_i \oplus B_i$  and  $G_i = A_i B_i$ 

 $S_i = P_i \oplus C_i$  and  $C_{i+1} = G_i + P_i C_i$ , where  $C_0$  is  $C_{i+1}$  of the look-ahead carry adder are given by the input carry. The expressions for the sum bit  $S_i$  and carry bit

and that the AND and OR gates can have any and  $G_i$  are available for the carry generator circuit look-ahead carry generator. Assume that all  $P_1$  $S_2$ ,  $S_1$ ,  $S_0$  and  $C_4$  as its outputs are respectively and OR gates needed to implement the looknumber of inputs. The number of AND gates Consider a two-level logic implementation of the ahead carry generator for a 4-bit adder with  $S_3$ 

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

<u>ල</u> (a) 6, 4 ნ 3

<u>a</u> 10, 5

Workbook

are allowed to be used to implement any Suppose only one multiplexer and one inverter Boolean function of n variables. What is the minimum size of the multiplexer needed?

- (b)  $2^{n+1}$  line to 1 line (a)  $2^n$  line to 1 line
- (d)  $2^{n-2}$  line to 1 line  $2^{n-1}$  line to 1 line

GATE-2007]

**Q.10** Consider two 4-bit numers  $A = A_3 A_2 A_1 A_0$  and  $B = B_3 B_2 B_1 B_0$  $x_i = A_i B_i + \overline{A_i} \overline{B_i}$ expression for i = 0, 1, 2, 3. The and the expression

evaluates to 1 if  $A_3 \overline{B_3} + x_3 A_2 \overline{B_2} + x_3 x_2 A_1 \overline{B_1} + x_3 x_2 x_1 A_0 \overline{B_0}$ 

<u>a</u> A < BA≠B [DRDO-2009]

O A > B

- **Q.11** Consider the multiplexer with X and Y as data connections required to realize the 2-variable X and Z = 1 selects input Y. What are the additional hardware? Boolean function f = T + R, without using any inputs and Z as control input. Z = 0 selects input
- T to X, R to Y, 0 to ZT to X, R to Y, T to Z

(a) R to X, 1 to Y, T to Z

(d) R to X, 0 to Y, T to Z ESE-2009]

Q.12 Consider the following statements:

A multiplexer

- selects one of the several inputs and transmits it to a single output
- routes the data from a single input to one of many output
- converts parallel data into serial data
- is a combinational circuit

Which of these statements are correct? 1, 2 and 4 (b) 2, 3, and 4

(d) 1, 2 and 3 ESE-2000]

www.madeeasypublications.org

MADE

**SSE** 

cations

MADE

Publications ERSY


23 A 4:1 multiplexer is to be used for generating

Workbook

69


the output carry of a full adder.  $\boldsymbol{A}$  and  $\boldsymbol{B}$  are the

Q.13 The building block shown in figure is a active high output decoder




None of these

Q.14 A logic circuit consist of two 2 x 4 decoders as shown in the figure. The output of decoder are as follow:





(C) (D) The value of f(x, y, z) is  $D_3 = 1$  when  $A_0 = 1$ ,  $A_1 =$  $D_2 = 1$  when  $A_0 = 0$ ,  $A_1 = 1$  $D_0 = 1$  when  $A_0 = 0$ ,  $A_1 = 0$   $D_1 = 1$  when  $A_0 = 1$ ,  $A_1 = 0$ 

- Q.15 Minimum number of NOR gates required implement Sum in half-adder circuit is: ♂
- MUX Q



ब्रे





© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

Q

© Copyright

© Copyright

6-to-1 multiplexer 7-to-1 multiplexer 4-to-1 multiplexer

www.madeeasypublications.org

**FRS4** 


**a**  $F = W\overline{X} + \overline{W}X + \overline{Y}\overline{Z}$ 

9  $F = W\overline{X} + \overline{W}X + \overline{Y}Z$ 

 $\mathcal{T} = W\overline{X}\overline{Y} + \overline{W}X\overline{Y}$ 


<u>a</u>  $F = (\overline{W} + \overline{X})\overline{Y}\overline{Z}$ 

Q.17 The logic circuit realized by the circuit shown in the given figure will be



 $A \odot C$ APF=ABC (b) F = B⊕ C [ESE-1999]

Q.18 Consider the multiplexer based logic circuit shown in the figure



Which one of the following Boolean functions is realized by the circuit?

- <u>a</u>  $F = WS_1S_2$
- ਰ  $F = WS_1 + WS_2 + S_1 S_2$
- 0  $F = \overline{W} + S_1 + S_2$
- $F = W \oplus S_1 \oplus S_2$ [GATE-2014]

required to implement a half adder circuit are

Q.19 The minimum number of 2 x 1 multiplexers compliments are not available].
(a) 4 (b) 2
(c) 3 (d) 5 [when only basic inputs are available

.20 The Boolean function 'f' implemented as shown in the figure using two input multiplexers is

 $A\overline{B}C + AB\overline{C}$ ਉ ABC+ABC MUX

Q.21 An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The

<u>ල</u>


ĀBC+ABC

<u>a</u>

 $\overline{ABC} + \overline{ABC}$ 

significant select bit

as the select bits with A being the more  $C_{\mathrm{out}}$  is the output carry. A and B are to be used bits to be added while  $C_{\rm in}$  is the input carry and



to the inputs  $I_0$ ,  $I_1$ ,  $I_2$  and  $I_3$  so that the output is

describes the choice of signals to be connected Which one of the following statements correctly

₿

 $\langle p \rangle Y = AB\overline{C} + \overline{A}CD$ (a)  $Y = A\overline{B}C + A\overline{C}D$ (d)  $Y = \overline{A}\overline{B}D + A\overline{B}C$ ਰ  $Y = \overline{A}BC + A\overline{B}D$ [GATE-2014]


Q.22 The functionality implemented by the circuit below is

 $\vec{\mathcal{C}}$ Ð ס S (C) (E) (E) 2-to-1 multiplexer Decoder 2:4 is a tristate buffer Enable = 1 ç Q ≺

🕲 Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

.24 Consider the following circuit which uses a 2-to-1 (a)  $I_0 = 0$ ,  $I_1 = C_{\text{in}}$ ,  $I_2 = C_{\text{in}}$  and  $I_3 = 1$  (b)  $I_0 = 1$ ,  $I_1 = C_{\text{in}}$ ,  $I_2 = C_{\text{in}}$  and  $I_3 = 1$  (c)  $I_0 = C_{\text{in}}$ ,  $I_1 = 0$ ,  $I_2 = 1$  and  $I_3 = C_{\text{in}}$  (d)  $I_0 = 0$ ,  $I_1 = C_{\text{in}}$ ,  $I_2 = 1$  and  $I_3 = C_{\text{in}}$ multiplexer as shown in the figure below. The Boolean expression for output F in terms of A and B is?

[GATE-2016]



B /(d) A⊕B ਭ A+B[GATE-2016]

<u>ල</u>

A +

æ  $A \oplus$ 

Q.25 Consider the two cascaded 2-to-1 multiplexers as shown in the figure.

**BSH**  [GATE-2016]

The minimal sum of products form of the output


- (b) <u>FQ+QR</u>
- PQ+PQR JOY RO+POR

<u>ල</u>

[GATE-2016]

Q

.26 A 4 to 1 multiplexer to realize a Boolean function sum-of-product expression for F(X, Y, Z) is of the MUX(Yis more significant). The canonical inputs Y and Z are connected to the selectors F(X, Y, Z) is shown in the figure below. The © Copyright: Subject matter to MADE EASY Publications, New Deihi. No part of this book may be reproduced or utilised in any form without the written permission.



<u>ල</u>

Σm(2, 3, 5, 6)

[GATE-2016]

#### 0.0

#### Numerical Data Type

Q.27 Minimum number of NAND gates required to implement Sum in half-adder circuit is

Q.28 Minimum number of 2 x 1 multiplexers required

to realize the following function is:

 $f(A, B, C) = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$ 

form and Boolean constants 1 and 0 are (Assume that inputs are available only in true

www.madeeasypublications.org

© Copyright

© Copyright

EBSU

decoder are

Q.29 The number of 2-to-4-line decodes with enable input are needed to construct a 4-to-16-line

[DRDO-2009]

number of inputs are available, then total number of NAND gates required are \_\_\_\_\_.  $ot\!\!\!/$  person wants to design a 4 imes 1 multiplexen using only NAND gates. If NAND gates with any

Q.31 A one bit full adder takes 75 nsec to produce sum and 50 nsec to produce carry. A 4 bit parallel be provided by 4 bit parallel adder is  $A \times 10^6$  W adder is designed using this type of full adder. additions/sec. The value of A is \_ The maximum rate of additions per second can

Q.32 A 1 bit full adder takes 20 ns to generate carrymaximum rate of addition per second, when four out bit and 40 ns for the sum bit. What is the 1 bit full address are cascade?

[ESE-2005]




### Try Yourself

**ゴ**. 2-bit binary numbers. Design a logic circuit for detecting equality of

**T2**. number equal to square of the input number. 2 bit number as input and generate binary Design a combination circuit that accepts a

**T**3 S are control bits. are inputs to the 4:1 multiplexer. R (MSB) and For the circuit shown in the following figure,  $I_0 - I_3$ 



MADE FREE

The output Z can be represented by

- (a) PQ+PQS+QRS
- ூ PQ+PQR+PQS
- <u>ල</u> PQR+PQRS+QRS
- ➂ PQR+PQRS+PQRS+QRS

[GATE-2008]

## Statement for Linked Answer Question (4 and 5):

pressed, the price of the corresponding product is has two push buttons  $P_1$  and  $P_2$ . When a button is Two products are sold from a vending machine, which displayed in a 7-segment display


signifying 'Rs. 0' If no buttons are pressed, '0' is displayed

If only  $P_2$  is pressed, '5' is displayed, signifying

If only  $P_1$  is pressed, '2' is displayed, signifying

signifying 'Error If both  $P_1$  and  $P_2$  are pressed, 'E' is displayed

display, and the glow of the display for '0', '2', '5' and 'E' are shown below The names of the segments in the 7-segment



Consider:

- push button pressed/not pressed in equivalent to logic 1/0 respectively,
- a segment glowing/not glowing in the display is equivalent to logic 1/0 respectively
- (a)  $g = \bar{P}_1 + P_2, d = c + e$ If segments a to g are considered as functions of  $P_1$  and  $P_2$ , then which of the following is correct?

**T4**.

- $g = P_1 + P_2, d = c + e$
- $g = \bar{P}_1 + P_2, e = b + c$
- $g = P_1 + P_2, e = b + c$

5 and 2-input OR gates required to design the What are the minimum numbers of NOT gates logic of the driver for this 7-segment display?

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.


<u>a</u> <u>o</u> 1 NOT and 3 OR 2 NOT and 3 OR \

ਭ

2 NOT and 4 OR 3 NOT and 4 OR

enable input are needed to construct a 6-to-64 line decoder without using any other logic gates The number of 3-to-8 line decoders with an

A 2-to-1 digital multiplexer having a switching The output of the multiplexer is tied to its own delay of 1 µs is connected as shown in the figure. selected when S = 1 is tied to 0. The output  $V_0$ when S = 0 is tied to 1 and the input that gets select input S. The input which gets selected



2 to 1 MUX



- (b) 1
- (c) Pulse train of frequency 0.5 MHz •
- (d) Pulse train of frequency 1.0 MHz

and uncomplemented forms and the dealy of all the inputs are available in both complemented NOT, NAND, NOR gates only. Assuming that A 4-bit carry lookahead adder, which adds two each gate is1 time unit, what is the overall 4-bit numbers, is designed using AND, OR, propagation delay of the adder? Assume that two-level AND-OR logic. the carry network has been implemented using

10 times units (d) 12 times units

(a) 4 time units

(b) 6 times units


[GATE-2004]

the circuit shown below is The logic function f(A, B, C, D) implemented by

MADE Н E SE

T12.


Consider the logic circuit given below



- (a)  $\overline{D}(A \oplus C)$
- ੁ  $D(A \odot C)$ .
- $\bar{D}(A \oplus B)$
- <u>a</u>  $D(A \odot B)$
- T10. Without any additional circuitry, an 8:1 MUX **a** can be used to obtain some but not all Boolean functions of
- (b) all functions of 3 variables but none of 4 3 variables
- all functions of 3 variables and some but variables not all of 4 variables
- <u>a</u> all functions of 4 variables

### [GATE-EC:2003]

T11. Two Half Adders are connected in cascade as shown in figure below. The output "S" and "C"



 $A \oplus B$ , C = AB

(a)

S

- 9  $S = A \odot B, C = 0$
- S = A + B, C = 0
- <u>@</u> @ S = AB, C = 0

**Publications** EBS4

www.madeeasypublications.org

© Copyright

© Copyright

1 x 4 D, o MUX D2 coder

The minimized expression for F is

- (a) OI
- <u>ල</u> 0
- (g)  $\bar{I}_0 \times$


(b)  $I_0$ 

(13)a checking circuit such that the checking circuit with the carry output  $C_0$ . It is required to design and producing the sum output S<sub>3</sub>S<sub>2</sub>S<sub>1</sub>S<sub>0</sub> along A 4 bit binary adder is adding two BCD numbers of checking circuit is output is invalid BCD, the boolean expression output must be zero, whenever the binary adder

- $\overline{C_0S_3} + \overline{C_0S_2S_1}$
- (a)  $C_0S_3 + C_0S_2S_1$ (b)  $C_0 + S_3S_2 + S_2S_1$
- <u>O</u>  $(\overline{C}_0 + \overline{S}_3) \cdot (\overline{C}_0 + \overline{S}_2 + \overline{S}_1)$

T14. (d) None of the above

Q 2



(a)  $A\overline{C}\overline{D} + \overline{A}BC + \overline{A}D$ 


**©** 

- <u>ල</u> ੁ  $A\overline{B}\overline{C} + A\overline{C}\overline{D} + \overline{A}D$  $\overline{ABC} + AC\overline{D} + \overline{A}\overline{D}$
- (d)  $A\overline{C}\overline{D} + \overline{A}\overline{B}D + A\overline{D}$

equential (



<u>ဂ</u> Identify the type of the flip-flop




- (c) D flip-flop (a)
  - (b) J-K flip-flop

    (d) T-flip-flop
- The circuit acts as (a) D-Flip Flop 9 0 T-Flip Flop
- <u>ဂ</u> သ Consider the partial implementation of a 2-bit 0-2-3-1-0, as shown below counter using T flip-flops following the sequence

<u>ල</u>

Both A and B


(d) None




To complete the circuit, the input X should be

(a)  $Q_2'$ (c)  $(Q_1 \oplus Q_2)'$ (b)  $Q_2 + Q_1$ (d)  $Q_1 \oplus Q_2$ GATE-2004]

Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. Q In figure, assume that initially Q = 1. With clock pulses being given, the subsequent states of Q will be



- (a) 1, 0, 1, 0, 1, 0, 1
- (b) 0, 0, 1, 0, 0, 1, 0....
- (c) 1, 1, 0, 1, 1, 0, 1 0,1, 0, 1, 0, 1, 0....
- Q.5 A sequential circuit using D flip-flop and logic gates is shown in figure where X and Y are the inputs and Z is the output. The circuit is



- (a) S-R FF with inputs X = R and Y = S(b) S-R FF with inputs X = S and Y = R
- J-K FF with inputs X = K and Y = J. J-K FF with inputs X = J and Y = K

<u>a</u>

- <u>.</u>6 The characteristic equation of the T-FF is given by
- **a**  $Q^+ = T\bar{Q} + Q\bar{L}$  (b)  $Q^+ = \bar{T}Q + \bar{T}Q$
- II Q Ø <u>a</u>  $Q^+ = T\overline{Q}$


www.madeeasypublications.org

Ц

**HSH** ications

Workbook


Q.7 The circuit realization of the combination logic block shown in figure to obtain the following truth table will be,




A0	Combinational logic					
	ional	_	_	0	0	
Y	TT	_	0	1	0	
6	X ~	0	$Q_n$	1	Qn	
	Q  Q					

➂

AO



Ø 8 and B would have to be shown in the figure, the input to J in terms of A To realize the given truth table from the circuit



© Copyright: Subject matter to MADE EASY Publications, New Deihi. No part of this book may be reproduced or utilised in any form without the written permission.

0

MADE ERS4

www.madeeasypublications.org

Copyright

₿


X-Yflip flop, whose Characteristic Table is given ĀΒ

below is to be implement using a J-K flip flop

Q.9

(C) (B)

ABI AI



This can be done by making

0

- (a)  $J = \overline{Y}, K = X$ (b)  $J = \overline{X}, K = Y$
- (c)  $J=Y, K=\overline{X}$ (d)  $J = X, K = \overline{Y}$

Q.10 Match List-I with List-II and select the correct answer using the codes given below the lists: List-l

₤

AQ

Shift register

- O 10 > Counter
- Decoder

<u>ල</u>

AQ

- List-II
- Frequency division Addressing in memory chips

Serial to parallel data conversion

- Codes:
- @ (C) (D) (B)
- NWN
- [EC : GATE-2004]

Q.11 Two D-flip flops, as shown below are to be connected as a synchronous counter that goes through the following  $Q_1 Q_0$  sequence

 $00 \to 01 \to 11 \to 10 \to 00...$ 

connected as The inputs  $D_0$  and  $D_1$  respectively should

Clock **VCK** စ LSB VCX 0 O

Q<sub>1</sub> Q<sub>0</sub> and Q<sub>1</sub> Q<sub>0</sub> (b) Q<sub>0</sub> and Q<sub>1</sub>

 $\overline{Q_1}Q_0$  and  $\overline{Q_1}Q_0$  (d)  $\overline{Q}_1$  and  $\overline{Q}_0$ 

(a)

[EC : GATE-2006]

Q.12 The clock frequency applied to the digital circuit shown in figure below is 1 kHz. If the initial state

Ø


shown in figure

6 The mod-number of the asynchronous counter

of the output Q of the flip-flop is '0', then the

MADE

ERSY



ල ම 0.25


2 2

8 8

(a) 0.5

A state diagram of a logic which exhibits a delay the do not care condition, and Q is the output in the output is shown in the figure, where X is GATE-2013]

Q. 13



representing the state.

diagram is The logic gate represented by the state

- (c) AND (a) XOR
- NAND [GATE-2014]
- Q. 14 Latches constructed with NOR and NAND due to which configuration feature? gates tend to remain in the latched condition
- (a) Asynchronous operation
- (b) Low input voltage
- (c) Gate impedance (d) Cross coupling >
- [ESE-2013]
- Q. 15 Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counter because the
- (b) input clock pulses are applied only to the (a) input clock pulses are applied only to the first and the last stages
- (c) input clock pulses are not used to activate any of the counter stages last stage

R = 40 ns, S=10 ns

R = 30 ns, S = 10 nsR = 10 ns, S = 30 ns

(d) input clock pulses simultaneously > are applied

[ESE-2013]

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. Q Q 17 The output of moore sequential machine is a TUT All J.K. input are HIGH (a) all present states of machine ල ම (d) few combination of inputs and present state (b) all inputs function of

all combination of inputs and present state

.18 If I is set high is circuit given below then  $Q_{n+1}$  is (a) complementary (b)  $Q_n$  (c) high (d) low


Q (a) 2 (c) 8(2,2) 19 The number of unused states in a 4-bit Johnson counter is 12 [ESE-2003]

20 A 4 bit ripple counter and a 4 bit synchronous counter are made using flip flops having a delay in the ripple counter and the synchronous propagation delay of 10 ns each. If the worst case counter be R and S respectively, then R = 10 ns, S = 40 ns

[GATE-2003]

П **HSH** 

Q.21 In the modulo-6 ripple counter shown in the clear the J-K flip-flops. figure, the output of the 2-input gate is used to




The 2-input gate is

(a) a NAND gate (c) an OR gate (b) a NOR gate (d) an AND gate

an AND gate [GATE-2004]

Q.22 The following binary values were applied to the The corresponding stable P, Q outputs will be X = 0, Y = 1; X = 0, Y = 0; X = 1, Y = 1.X and Yinputs of the NAND latch shown in the figure in the sequence indicated below:



**a** P = 1, Q = 0; P =P = 0, Q = 11, Q = 0; P = 1, Q = 0 or


8

ত্র  $P \neq 0, Q = 1$ P = 1, Q = 0; P = 0, Q = 1 or P = 0, Q =

P = 1, Q = 0; P = 1, Q = 1; P = 1, Q = 0 or

<u>a</u> P = 1, Q = 0; P = 1, Q = 1; P = 1, Q = 1P = 0, Q = 1

**Q.23** For the circuit shown, the counter state  $(Q_1Q_0)$ follows the sequence



[GATE-2007]

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

© Copyright

Copyright

BSS

www.madeeasypublications.org

(let) × and 0


<u>e</u> (C) 00, 01, 11, 00, 01 ... 00, 01, 10, 00, 01 ... 00, 01, 10, 11, 00

00, 10, 11, 00, 10 ...

[GATE-2007]

with  $\Omega_2$  as the MSB. The flip-flop are rising-edge The figure below shows a 3-bit ripple counter <u>a</u>

Q 24




(a) always down

<u></u> (c) up or down depending on the initial state of always up  $Q_0$  only

(d) up or down depending on the initial states of  $Q_2$ ,  $Q_1$  and  $Q_0$ 

[GATE-IN:2009]

Q.25 The input A and clock applied to the D flip-flop are shown in figure below. The output Q is,



**Q.26** The output  $Q_n$  of a J-K flip-flop is zero. It changes to 1 when a clock pulse is applied. The input  $J_r$ a  $K_n$  are respectively (X represents don't care

condition): (a) 1 and X (c) X and 0

(b) 0 and X (d) X and 1


[ESE-2013]

Q.27 The Q-output of J-K flip-flop is '1'. The output The input J and K will be respectively does not change when a clock-pulse is applied (x-don't care state)

(c) 1 and 0 (a) 0 and x

(b) 0 and 1

### MADE EBSH




Q.28 The counter shown is

(c) Mod-14 (a) Mod-12~

(b) Mod-9(d) None of these


 $\mathbf{Q.29}$  Frequency of output  $Q_{D}$  for 1 MHz clock is (a) 63.3 kHz (c) 73.3 kHz None of these 83.3 KHZ

Q.30 What are the counting states  $(Q_1, Q_2)$  for the counter shown in the figure below?



(a) 01, 10, 11, 00, 01... (c) 00, 14, 01, 10, 00... <u>a</u> <del>b</del> 01, 10, 00, 01, 10... EC GATE-2009]

Q.31 Following state diagram shows clocked sequential circuit:




sequential circuit has? How many minimum number of states the

(a) 6

Common Data for Questions (28 and 29):

.32 The state transition diagram for a finite state (c) 5 

correct? Which one of the following statements is inputs X, Y and Z, is shown in the figure. machine with states A, B and C, and binary




(a) Transitions from State A are ambiguously defined.

Transitions from State B are ambiguously Transitions from State C are ambiguously befined.

(d) All of the state transitions are defined defined. unambiguously.

[GATE-2016]

 ${f 2.33}$  For the circuit shown in the figure, the delay of counter is assumed to be zero. the bubbled NAND gate is 2 ns and that of the



(a) mod-5 counter (b) mod-6 counter (c) mod-7 counter (d) mod-8 counter If the clock (Clk) frequency is 1 GHz, then the counter behaves as a

[GATE-2016]








MADE

ERSH

Publications

Workbook


Q.34 A synchronous counter using two J - K flip flops



- (b)

0.0

- Q.35
- **Q.36**




Q.37 A digital circuit is designed with three D-flip required to get  $Q_A Q_B Q_C$  as 011 is

MADE ERS4

www.madeeasypublications.org

© Copyright

Q.38 Three 4 bit shift registers are connected in is applied with a common clock pulse. cascade as shown in figure below. Each register



required to get same input data at output with register 1. The minimum number of clockpulses A 4 bit data 1011 is applied to the shift same clock are\_

## Common Data for Questions (39 and 40):

A Mealy system produces a 1 output if the input has immediately by two or more consecutive 1's. been 0 for at least two consecutive clocks followed


T3.

- Q.39 The minimum number of states for this system S
- Q.40 The flip-flops required to implement this system



#### Ţ Yourself

Reduce the following state diagram and also write the reduced state table



© Copyright

Ш **PSH** 


www.madeeasypublications.org

**T**2. Consider the circuit given below:


state diagram.


Draw the excitation table, logic diagram and

[ESE-2007]



of comparator was A = B. The clock pulse is Initially all the counter were cleared and output clock to 4 bit ripple down and up counter respectively. pulses required to make A = B again. applied. Find the minimum number of clock MSB and LSB of MOD 10 ripple up counter acts as





Using J-K flip-flop, design a counter which has the following count sequence:

**T4**.

10010

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

flop as shown in fig. The expression for next An AB flip-flop is constructed from an SR flip-

state Q<sup>+</sup> is

 $\overline{A}\overline{B} + AQ$  $\overline{A}\overline{B} + \overline{B}Q$ 

D


<u>6</u>

Both A and B (d) None of the above

<u>ල</u>

<u>a</u>

outputs X and Y will be now replaced by a sequence 101010...the In figure initially A = 1 and B = 1, the input B is




- Fixed at 0 and 1 respectively
- (b) (a) Fixed at 1 and 0, respectively
- $X = 1010 \dots \text{ while } Y = 1010 \dots$  $X = 1010 \dots \text{ while } Y = 0101 \dots$

A new Flip-Flop is having behaviour as described is going to set else flip-flop resets. If both inputs below. It has two inputs X and Y and when both retain the last state. Which of the following complements itsself otherwise it is going to are different and they are 0, 1, filp-flop inputs are same and they are 1,1, the flip-flop the new flip flop? expression is the characteristic expression for

- xQ+yQਰ  $x\overline{Q} + yQ$
- (c) xQ + yQ(d) None

<u>დ</u> with the data shown are used to feed the data For the circuit shown in the figure below, two the outputs of the full adder should be the clear state. After applying two clock pulses to a full adder. Initially, all the flip-flops are in 4-bit parallel-in-serial-out shift registers loaded

TINE TO THE



- ල ම S= 1 S = 0က<sub>္</sub>က ၂ = 1 <u>a</u> <del>b</del> S=1 S = 0の 。 。 。 。
- [EC GATE-2006]

#### Design a MOD-10 synchronous counter using table, K-maps and circuit diagram. J-K flip-flops giving state diagram excitation

T9.

#### ESE-2008]


T10. Design a mod-6 counter to go through the sequence of states as given in the table below using S-R flip-flop: © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

51	4	ω	N	<u> </u>	0	No.	Sequence
0	_	_	0	0	0	"	æ
0	0	_	<u>.</u>	_	0	Sequence	Required State
_	_	0	_	0	0		ate
→ Repeat from 0 0 C							

expressions for each excitation input of all the requirements using K-maps. Write the logical inputs. Show clearly the minimization of logic the input requirements of each of the S and R the next state for each present state along with Show the state table indicating the present state flip-flops. Draw the logic diagram of the counter designed by you.

#### [ESE-2009]

T11. Using Tflip-flop and logic gates, design a L-M edge triggered flip-flop having a truth table as given below:




#### [ESE-2014]


- T12. Design a Synchronous BCD Counter using J-K Flip-flops
- T13. Design a counter using D flip-flop that goes through states, 0, 1, 2, 4, 0. The undesired (unused) states must always go to zero (000) on the next clock pulse
- T14. Desigh synchronous counter for given count

$$00 \rightarrow 10 \rightarrow 01 \rightarrow 11.$$

- T15. Consider a mod-1000 ripple up counter. The duty cycle for its MSB is
- T16. Consider the flip-flop circuit diagram shown below. Draw output waveform for the circuit.




T17. Refer to the NAND and NOR latches shown in made (1, 1). The corresponding stable the figure. The inputs  $(P_1, P_2)$  for both the latches outputs  $(Q_1, Q_2)$  are are first made (0, 1) and then after a few second




- (a) NAND: first (0, 1) then (0, 1) NOR: first (1, 0) then (0, 0)
- (c) NAND: first (1, 0) then (1, 1) NOR: first (0, 1) (b) NAND: first (1, 0) then (1, 0) NOR: first (1, 0) then (0, 0)
- (d) NAND: first (1, 0) then (1, 0) NOR: first (0, 1) then (0, 0) then (0, 1)

### [EC : GATE-2009, Ans: (b)]

T18. with each clock pulse the pattern gets shifted Subsequently the shift register is clocked, and The shift register shown in the given figure is pulses will the content of the shift register most position (msb). After how many clock by one bit position to the right. With each shift, initially loaded with the bit pattern 1010. become 1010 again's the bit at the serial input is pushed to the left




T19. The given figure shows a ripple counter using positive edge triggered flip-flops.  $Q_0 = 0.11$ , then its next state ( $Q_2 Q_1 Q_0$ ) will If the present state of the counter is  $Q_2$ Q



© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. operator represents Ex-OR. The D flip-flops are initialized to zeroes (cleared).

ö

Consider the circuit in the diagram. The  $\oplus$ 




the "data" terminal in nine clock cycles. After The following data: 100110000 is supplied to that the values of  $q_2 q_1 q_0$  are (b) 001

(c) 010 (a) 000 (a) 101

[GATE-2006, Ans: (c)]


21. For the initial state of 000, the function performed figure by the arrangement of the J-K flip flops in the



(a) Shift Register Mod-6 counter (d) Mod-2 counter (b) Mod-3 counter [EC: GATE-1993]

<u>o</u>

'22. A 4 bit right shift, shift register is shifting the data to the right for every clock pulse The serial register. content in the shift register is to be 1010 at shown in the figure. After three clock pulses the input D is derived by using Ex-OR gates as  $Q_0Q_1Q_2Q_3$ , what will be the initial content of the



**HSH** 

www.madeeasypublications.org

MADE

IJ

**BSH** 

www.madeeasypublications.org

© Copyright

© Copyright

T24.

If a counter having 10 FF's is initially at 0, what

count will it hold after 2060 pulses?

T25.

The frequency of the clock signal applied to the rising edge triggered D-flip flop shown in the

		_							
_			>	0	0	0	0	A	Preser
1	-1	0	0	>	1	0	0	В	Present State
1	0	1	0	_	0	1	0	x	Input
0	1	1	0	1	0	0	0	A	Next
0	1	1	0	0	1	1	0	В	Next State
<b>1</b>	1	0	1	0	1	0	0	У	Output
OVE TOWN OF INVENTORIANO MARK									

output y = 1? the macine to the state A = 1 and B =minimum length of an input string which will take If the initial state is A = 0 and B = 0, what is the 1 with

(a) 3

(c) 5

<u>a</u> <del>b</del> တ 4

[DRDO-2009]

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. T26. frequency at the flip flop output Q? (in kHz) following figure is 10 kHz. What is the output

D

O

D

How many pulses are needed to change the 00100111 (right most bit is the LSB)? contents of a 8-bit up-counter from 10101100 to

[IT GATE-2005]

MADE Publications ERSY

www.madeeasypublications.org

© Copyright

© Copyright

## Semicon ductor Memories



## Multiple Choice

- 2 Which one of the following statements correct?
- (a) PROM contains a programmable 'AND' array and a fixed 'OR' array
- ਭ PLA contains a fixed 'AND' array and programmable 'OR' array
- <u>a</u> programmable 'OR' array
- [ESE-2004]
- Q N A ROM is to be used to implement a "squarer" must be the size of the ROM? which outputs the square of a 4-bit number. What
- (a) 16 address lines and 16 data lines
- (b) 4 address lines and 8 data lines
- 8 address lines and 8 data lines
- (d) 4 address lines and 16 data lines
- [ESE-2004]
- Ω A single ROM is used to design a combinational number of address lines in the ROM? circuit described by a truth table. What is the
- (a) Number of input variables in the truth table
- (b) Number of output variables in the truth table
- Number of input plus output variables in the
- (d) Number of lines in the truth table [ESE-2006]

### Questions

Q

(a) 12,12

(c) 14,12

(d) 16,16 (b) 16,12 How may address inputs, data outputs are

required for a 16k x 12 memory

Ġ

Consider the following statements for a DRAM:

Bit is stored as a charge.

It is made of MOS transistors.

- <u>ල</u> PROM contains a fixed 'AND' array and a

Which of these statements are correct?

(b) 2 and 3 only

(d) 1, 2, 3 and 4

Each memory cell requires six transistors. Speed of DRAM is faster than processors.

(c) 3 and 4 only (a) 1 and 2 only

- PLA contains a programmable 'AND' array and a programmable 'NOR' array
- © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. 100

#### Numerical Data Type Questions

- . თ A semiconductor RAM has a 12 bit address register and an 8 bit data register. The total number of bits in the memory is
- It is desired to have  $64 \times 8$  memory and if only chips required are  $16 \times 4$  size chips are available then number of
- Ω 8 The minimum number of MOS transistors required to make a dynamic RAM cell are.
- Q.9 The minimum number of MOS transistors required to make a static RAM cell are.


PSH

Publications



#### Try Yourself

Consider the ROM shown below.



Impliment the following logical expression using © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

**T2**.

ROM circuit.

13.

Implement BCD to excess - 3 convertor.

 $Y_2(A, B, C) = \Sigma m(1, 3, 5, 6)$   $Y_1(A, B, C) = \Sigma m(0, 2, 3, 4, 7)$   $Y_0(A, B, C) = \Sigma m(3, 5, 6, 7)$ 

 $Y_3(A, B, C) = \Sigma m(1, 2, 4, 7)$ 

www.madeeasypublications.org

Publications ERSY

Copyright

© Copyright

## ated-Circuit Logic Families

### Multiple

Choice

Questions

ယ်

A inverter gate has guaranteed output levels as:

low level input voltage at which the output remains logic '1' = 3.8 V and logic '0' = 0.7 V. The maximum

high = 2 V. The minimum high-level input voltage

Consider the following statements describing the property of a complementary MOS (CMOS) inverter:

the noise margins of this gate?

 $NM_{H} = 2.4 \text{ V}, NM_{L} = 1.8 \text{ V}$ 

(c)  $NM_H = 0.7 \text{ V}, NM_L = 1.8 \text{ V}$ 

 $NM_H = 0.7 \text{ V}, NM_L = 1.3 \text{ V}$ 

[ESE-2004(EE)]

(b)  $NM_H = 1.8 \text{ V}, NM_L = 1.3 \text{ V}$ 

at which the output remains low = 3.1 V. What are

Ω .\_.


- 1. It is a combination of an n-channel FET and a p-channel FET.
- There is power dissipation when the input carries the logical 1 signal.
- There is power dissipation during transition carries the logical 1 signal There is no power dissipation when the input

For a logic family

- Which of the statements given above are from 0 to 1 or from 1 to 0.
- (a) 1, 2 and 3 (c) 1, 3 and 4 correct?
- ) 2, 3 and 4 ) 1, 2 and 4

[ESE-2006]

Ω 2 type The NMOS circuit shown below is a gate of the



Ġ  $V_{OH}$  is the minimum output high level voltage (b)  $V_{OH} > V_{IH} > V_{IL} > V_{OL}$ voltage  $V_{I\!L}$  is the maximum acceptable input low level  $V_{I\!H}$  is the minimum acceptable input high level  $V_{OL}$  is the maximum output low level voltage (a)  $V_{IH} > V_{OH} > V_{IL} > V_{OL}$ The correct relationship among these is:  $V_{IH} > V_{OH} > V_{OL} > V_{IL}$  $V_{OH} > V_{IH} > V_{OL} > V_{IL}$ 

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. gates are connected to a common pull-up The open collector output of two 2-input NAND C, D respectively, the output is equal to resistor. If the inputs of the gates are A, B and ூ AB + CD

[ESE-1999]

The figure shows the internal schematic of a TTL AND-OR-Invert (AOI) gate. For the inputs shown [ESE-2002]

. O


AB + CD

(d) AB×CD

MADE П **PSH** 

www.madeeasypublications.org

in the figure, the output Y is




(c) AB (a) 0

<u>a</u>

AB GATE-2004]

Q.7 The logical expression for the output 'Y' of the diode circuit below is




ﻕ  $\overline{A+B+C}$ 

(A+B)C

(A+B)C<u>a</u> AB + C

Q 8 An NMOS circuit is shown in the figure below:



© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

The logical expression for the output ( Y) equals to

(C) (a)

 $A \oplus B$ 

(a)

P(Q+R)+ST (b)  $P(Q+R)\cdot ST$ 

<u>ල</u>


 $P + (\overline{Q}\overline{R})(S+T)(d)(\overline{P}+\overline{Q})R + \overline{S}\overline{T}$ 

@ (C) (D) (B)

Q.9

Consider a DTL circuit as given below:

%5ట V<sub>cc</sub>γ (5 V) 2.2 kΩ ≶ Output (Y)



If all the inputs (A, B, C) are high then,

(a) Input diodes  $D_1$  is ON and  $D_2$  is OFF,  $Q_1$  is in cut-off mode and  $Y = \overline{ABC}$ 


<u>b</u> Input diodes  $D_1$  and  $D_2$  is ON,  $Q_1$  is in active mode and Y = A + B + C

<u>ල</u> Input diodes  $D_1$  and  $D_2$  is ON, saturation mode and  $Y = \overline{ABC}$ ۵ِ <u>s</u>.

Ξ.

<u>a</u> Input diodes  $D_2$  is ON and  $D_1$  is OFF,  $Q_1$  is in saturation and Y = ABC

 $\mathbf{Q.10}$  In the TTL circuit in the figure,  $\mathbf{S_2}$ ,  $\mathbf{S_1}$  and  $\mathbf{S_0}$  are  $x_0$  are LSBs. The output Y is select lines and  $x_7$  and  $x_0$  are input lines.  $S_0$  and



indeterminate 9  $A \oplus B$ 

<u>a</u>  $\overline{C}(\overline{A \oplus B}) + C(A \oplus B)$ [GATE-EC:2001]

Q.11 Which of the following is not a type of output configuration in TTL gates?

Totem-pole output

Open-collector output

Transmission-Gate output

Tri-state output

© Copyright

www.madeeasypublications.org

MADE

F2B3

MADE MASS

Q.12 The DTL, TTL, ECL and CMOS family of digital ICs are compared in the following 4 columns <u>Q</u> æ (S)

Q

below is


15 The expression for output "Y" for the circuit given

Propagation delay is minimum is minimum Power Consumption Fanout is minimum CMOS ECL ᄗ Ħ CMOS ᄗ Ħ 뒫 CMOS 크

(a) The correct column is

<u>a</u> <del>b</del> Q N GATE-EC:2003

Q.13 Identify the logic gate given in the figure



16 The switching speed of ECL is very high,

because the transistors

<u>ල</u> (a)

 $\overline{A} + \overline{B}\overline{C}$  $\overline{A} \cdot (\overline{B} + \overline{C})$ 

(d) A(B+C)A + BC


(a) are switched between cut-off and saturation

AND P

(C) (B)

(b) NAND (d) OR

Q.14 A CMOS implementation of a logic gate is shown in the following figure:



The boolean logic function realized by the circuit is (b) NAND (d) OR [GATE-IN:2007]

**a** 

(a) AND (c) NOR

.

[GATE-IN:2005] © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. O (b) are switched between active and saturation (d) may operate in any of the three regions <u>ල</u> are switched between active and cut-off region

17 The figure of merit of a logic family is given by (a) Gain bandwidth product

ੁ (Propagation delay time) x (power dissipation)

(d) (Noise-margin) × (Power dissipation)  $(Fan out) \times (Propagation delay time)$ 

Q 18 Match List-I with List-II and select the correct answer using the code given below the Lists:

List-II

Codes: B. CMOS 2. Highest speed of operation High fan-out Lowest product of power & delay High noise immunity

Œ ω

© Copyright

ERS4

#### Numerical Data Questions Type

**T2**.

Q.19 The inverter 74 AL S01 has the following specifications:

 $I_{IH \text{ max}} = 20 \mu A$ ,  $I_{IL \text{max}} = -0.1 \text{ mA}$ .  $I_{OH \, \text{max}} = -0.4 \, \text{mA}, I_{OL \, \text{max}} = 8 \, \text{mA}$ The fan out based on the above will be

Q.20 An IC family has an average propagation delay 5 mW. Figure of merit of IC family is. of 10 ns and an average power dissipation of ٦ © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission



Try Yourself

<u></u>크 The fan-out of the TTL gate having  $I_{IL} = -1.6 \text{ mA}$  is equal to  $I_{OH} = -8 \,\mu\text{A}, \ I_{IH} = 40 \,\mu\text{A}, \ I_{OL} =$ 16 mA,

> logic 0, then the current  $I_R$  will be equal to the sink current I = 1 mA and the output is at The transistors used in a portion of the TTL gate emitter voltage of is 0.7 V for a transistor in active shown in the figure have a  $\beta$  = 100. The baseregion and 0.75 V for a transistor in saturation. If mA.

相相

MADE **FRS4** 

www.madeeasypublications.org

© Copyright

© Copyright

**ADC and DAC** 

Multiple Choice Questions

Ω Ω The resolution of a 12 bit Analog to Digital converter in percent is

(a) 0.01220


(b) 0.02441

(c) 0.04882 (d) 0.09760

Q 2 Consider a 6-bit D/A converter having full scale output of 3 mA and a full-scale error of ±0.4% FS. For a binary input sequence 101111, the range of possible outputs will be (a) (2220 2240) μA (b) (492-512) μA (c) (2226 – 2250) µA (d)(1295 – 1325) µA [ESE-2002(EE)] 으

## Linked Data for Questions (3 and 4):

A 3-bit weighted resistor D/A converter with MSB  $b_3 b_2 b_1 = 101$  is shown in figure below: resistance  $R = 10 \text{ k}\Omega$  having input bit stream




Ω The total input current 'I' in the circuit will be (c) 0.625 mA (a) 0.125 mA

Q.4 What is the analog output voltage by this DAC? **b** -0.625 volt

(b) 0.5 mA (d) 1.0 mA

(a) -3.125 volt -2.5 volt -5.0 volt

> Ø The circuit shown below is a R-2R ladder type DAC with reference voltage +6 V and  $R_f$  = 9 k $\Omega$ and  $R = 1 \text{ k}\Omega$ .



the output voltage will be (a) -6.75 V As above figure-2 switches are ON and 1 is OFF, (b) -13.5 V

(c) -20.25 V (d) -40.5 V

The output voltage of a 5-bit D/A binary ladder

that has a digital input of 11010

(Assuming 0 = 0 V and 1 = +10 V) is (a) 3.4375 V 8.125 V (b) 6.0 V (d) 9.6875 V

[ESE-2001]

<u>ල</u>

Which one of the following D/A converters has scale range? the resolution of approximately 0.4% of its full

(b) 10-bit (d) 16-bit 10-bit [ESE-2006]

(a) 8-bit

(c) 12-bit

Q 8.9 An 8 bit successive approximation analog to digital converter has full scale reading of 2.55 V 1 V is 20  $\mu$ s. The conversion time for a 2 V input and its conversion time for an analog input of will be

MADE П **PS**4

MADE

EBS4

Publications

Publications

91

Consider the circuit given below


- <u>ල</u> 10 µs **a b**
- 20 µs
- 50 µs GATE-2000]
- to build an 8 bit flash ADC is The minimum number of comparators required

Ω.9

- (b) 83
- (d) 256
- Q.10 4 bit binary weighted resistor DAC has LSB [GATE-2002] Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission
  - resistance is resistance of 32 k $\Omega$ . The corresponding MSB2 kΩ
  - 8 2 2 (b) 4 kΩ(d) 32 kΩ
  - 32 kΩ

### Statement for Linked Answer Questions (11 and 12): In the Digital-to-Analog converter circuit shown in the

figure below,  $V_R = 10 \text{ V}$  and  $R = 10 \text{ k}\Omega$ .



[GATE-EC:2007]

0.0

Numerical Data

MPE

Questions

Clock

0 0 0 0

5

3-bit Counter

- Q.11 The current i is (C) (B) ) 31.25 µA
- 125 µA 62.5 µA
- <u>a</u> <del>b</del> 250 μΑ
- [GATE-EC:2007]
- Q.12 The voltage  $V_0$  is (a) -0.781 V (c) -3.125 V <u>a</u> <del>b</del>  $-1.562 \,\mathrm{V}$ -6.250 V
- [GATE-EC:2007]
- Q.13 A 4-bit successive approximation type ADC has of an input of 8.15 V is states, the SAR will traverse, for the conversion a full scale value of 15 V. The sequence of the
- (a)  $\frac{\text{Start}}{\text{Conversion}}$   $\frac{11010}{1010}$   $\frac{11010}{11010}$   $\frac{11010}{11010}$
- (b) (Start) (10000 01100 00010 00001 00000 Conversion)
- MHUE

www.madeeasypublications.org

MPSE

© Copyright

(C) (Conversion) + 1101010 + 0111010 + 011110 + 011111 + (101010) + (Conversion)

 $(d) \xleftarrow{\text{Start}} + \underbrace{1101010} + \underbrace{1111010} + \underbrace{111111} + \underbrace{111111} + \underbrace{\text{Conversion}}_{\text{Conversion}}$ 

© Copyright:

### [GATE-IN:2010]

Q. 19

- Q.14 Which of the following statements is/are correct about Analog to Digital converters (ADCs).
- $\equiv$ Flash type ADCs are fastest
- (ii) In successive approximation type ADCs analog voltage conversion time depends on magnitude of
- (iii) Counter type ADCs has fixed conversion
- (iv) Dual-slope type ADCs are slowest
- <u>ල</u> (a) All of these (b) (ii) and (iii)

A 4-bit D/A converter is connected to a free

Try Yourself

waveforms will be observed at  $V_0$ ?

≸

- (i) and (iv) (d) (i) only
- Q.15 For a 4-bit digital to analog convertor, analog voltage varies from 0 to 1.5 volts. The resolution of DAC is
- (a) 10 % (c) 6.67 %
  - (b) 6.25 %

### (d) 9.375%

Q.16 An 8-bit D/A converter has a full scale output voltage of 20 V. The output voltage when the input is 11011011, is\_

shown by the symbol  $\nabla$ 

- \( \)

[ESE-2001]

Q.17 For the 4 bit DAC shown in the figure, the output

voltage  $V_0$  is

**T2**.

1.0 V signal is

011 001 00

101 000 10

[ESE-2013]

101 001 01

A 8-bit A/D convertor is used over a span of zero to 2.56 V. The binary represen-tation of

[GATE-2006]

[GATE-2000]

Q.18 A 10-bit DAC provides an analog output which of the DAC is\_ has a maximum value of 10.23 volts. Resolution . ™.

[ESE-2012]

Digital to Analog Converter

7

The analog output voltage of a 6 bit DAC with reference voltage as 20 V for the digital input Input 6 bits

converter through an invertor. If input to the converter is 10.5 V. Each bit of Gray code circuit is 110011, then corresponding output converter output is given to digital to analog voltage  $V_a$  is \_ The full scale reading of Digital to Analog \_ Volts.

Q.20 A 5 bit D/A converter has a current output. If an

011101 is.

. Volts.


output current  $I_{\text{out}} = 10 \,\text{mA}$  is product for a digital

input of 10100, the value of  $I_{\text{out}}$  for a digital input

of 11101 will be\_

[Ans: 3.45 V]

Consider the system given below:



1

all counter are cleared then find the output of shown in figure are positive edge triggered. counter. The output of the ring counter acts as DAC with step size (D) equal to 1 mV. If initially the clock for the other counters. All the counters DAC after 20 clock pulses. The output of all counters act as input to a 14 bit The clock input is connected to the 4 bit ring

[Ans: 10.96 V]

**翻** 翻

Copyright

BROK **FISH** 

#### ERSY

## **Electronics + Microprocessors** Analog Electronics + Digital

Contents

#### Ņ SI. Section-C Unit Programming of Microprocessors Intel 8085 and Intel 8086. Memory and I/O Interfacing. 0000 Microprocessors Pages 103 .99 8

8085

#### Introduction:

- Microprocessor definitions
- Computer block diagrams
- Differences between microprocessor and
- Memory (Memory architecture) differences

microcontroller (for interview purpose)

- Importance of Hexa-Decimal Numbers
- Systems BUS:- Address, Data and Control
- Memory basic

### Internal Architecture

- Register unit: General purpose registers, Special purpose registers
- Arithmetical Logical Unit
- Timing and Control unit,

Signals, ALU,  $\overline{\text{RD}}, \overline{\text{WR}}, \text{IO/M}$ , HOLD and HLDA

- address, applications Interrupts Unit: Types, Triggering, Vector
- Serial I/O control unit SID and SOD
- PIN Layout (Optional)

### **Programming Model**

- Softwares definitions
- Programming cycle Steps in writing

## 5. Instruction Format:- Opcode, Operand

- According to length-1 byte, 2 byte, 3 byte
- Memory representation of a program

### 6. Addressing Modes: (Both for objective and conventional).

### 7. Timing Diagram:

cycle. Example for an instruction. Definition: T-state, Machine cycle and instruction

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

## **Instruction Set Classification:**

Microprocessors

**Description Sheet** 

- Data transfer/Copy instructions
- Arithmetic and Logical instructions
- Branching instructions
- Machine control instructions

## Programs: Objective and Conventional

- Simple addresses
- Loops and I/O applications

#### 0. Interfacing:

- Memories Basics, Classification
- Notation of memory, (M × N)
- Problems:
- Memory mapping
- Starting and Ending addresses
- Using decoders
- Interfacing IC's: 8251, 8253, 8255, 8257/37, 8279
- Interfaces:
- Different buses (for ESE)
- SPI, I<sup>2</sup>C, CAN, USA2J
- Applications of Microprocessors (for ESE)]
- ESE 8086 Basics (Outline)

### Microcontrollers

- 8051 (Basics and architecture)
- Types of controllers
- Applications

### 2. Embedded System

- Definition
- Application

ā

© Copyright

www.madeeasypublications.org

MADE


**ERSY**Publications








Workbook





.

#### Multiple Choice Questions

- <u>ت</u> **INTEL 8085** is
- <u>a</u> 16 bit microprocessor
- ﻕ 8 bit microprocessor 32 bit microprocessor
- <u>O</u>
- (d) 4 bit microprocessor
- Ω 2 can be connected is 32 K bytes, the length of In an 8 bit microcomputer, maximum memory data lines are respectively stack pointer, program counter and number of © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.
  - (a) 16, 16, 8 (c) 15, 15, 8

  - (b) 15, 16, 7 (d) 16, 15, 8
- Ω.3 For the purpose of data processing an efficient memory. The reason is assembly language programmer makes use of the general purpose registers rather than
  - (a) The set of instruction for data processing with memory is limited
  - ਰ Data processing becomes easier when register are used
  - <u>ල</u> More memory related instructions are required in the program for data processing
  - <u>a</u> Data processing with registers takes fewer cycles than that with memory
  - [IES-2011]
- Ω 4. Consider the following statements in 8085 multiplexed in order to microprocessor data-bus and address bus are
  - Increase the speed of microprocessor
  - Reduce the number of pins
  - Connect more peripheral chips

  - Which of these statements is/are correct?

MADE

www.madeeasypublications.org

**ERSU** 

(a) 1 only (c) 2 and 3 2 and 3

1, 2 and 3

IES-2009]

The content of the program counter of an 8085

Q.5

microprocessor is (a) The total number of instructions in the

program already executed

(b) The total number of times a subroutine called

(c) The memory address of the instruction that

<u>a</u> The memory address of the instruction that is being currently executed is to be executed next.

[IES-2010]

Ω 6 READY signal used? 3 an INTEL 8085A microprocessor, why is

**a** ੁ To indicate to user that the microprocessor To provide proper WAIT states when the is working and is ready for use

slow peripheral device microprocessor is communicating with a

<u>ල</u> To slow down a fast peripheral device so as device to communicate at the microprocessors

(d) None of the above [IES 2008]

0.7 In DMA operation, the processor is interfered more in

- (a) Cycle stealing technique
- (b) Burst mode
- (c) Interleaved DMA (d) None

Q 8.8 which store the result of an addition and the overflow bit are, respectively In an 8085 microprocessor, the shift registers

B and F (b) A and F

H and F (d) A and C

> 0.9 Publications

MADE

FRSH

of a 8085 microprocessor has the following look: After an arithmetic operation, the flag register  $D_6 \mid D_5 \mid D_4$ 

(a) Fetch, Execute, Decode and Read effective

Workbook

97

(c) Fetch, Decode, Read effective address and

(d) Fetch, Read effective address, Decode and

**IES-2012**]

Execute

Execute

Execute

(b) Read effective address, Decode, Fetch and

address

×  $D_3 \mid D_2$ p o

0

The arithmetic operation has resulted in

(a) A carry and odd parity number having 1 as (b) Zero and the auxiliary carry flag being set the MSB

(d) A number with odd parity and 0 as the MSB (c) A number with even parity and 1 as the MSB [IES-2003]

15 Which one of the following cycle is required to

fetch and execute an instruction in a 8085

microprocessor?

(c) Machine cycle (a) Clock cycle

(b) Memory cycle(d) Instruction cycle

- Q.10 The number of output pins of a 8085 (a) 40 (c) 21 microprocessor are

19

**IES-2002**]

.16 With referennce to 8085 microprocessor, which

of the following statements are correct?

INR is 1 byte instruction

STA is 3 byte instruction OUT is 2 byte instruction

(b) 2 and 3 only (d) 1, 2 and 3

Q.11 Match List-I(Interrupt) with List-II (Property) and select the correct answer using the code given below the lists:

A. RST 7.5

Й Non-maskable Edge sensitive List-II

.17 For INTEL 8085, match List-I(Addressing

(c) 1 and 3 only (a) 1 and 2 only

correct answer using the code given below the Mode) with List-II (Instruction) and select the

ω Level sensitive Non-vectored

Codes:

D. TRAP C. INTR **B.** RST 5.5

**- > B** & 4 **→** 20 □

**Q** 4 & & 4 **→** N

Q.12 INTA is requried only for

(a) RST 5.5 & RST 6.5

(b) RST 7.5

(c) INTR

(d) TRAP

Q.13 Output of the assembler in machine codes referred to as

(a) Object program

(b) Source program

(c) Macro instruction

(d) Symbolic addressing

Q.14 The correct sequence of steps in the instruction cycle of a basic computer is

be reset by
(i) DI instruction.

(ii) System RESET.

Q.18 Which of the following statements is/are correct?

ES-2004]

ලලල

Codes:

Direct addressing

Register-Indirect Implicit addressing

Immediate

List-I

JMP 3FAD H MOV A, M LDA 03FC H

List-II

In INTEL 8085 the interrupt enable flip-flop can

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.

[IES-2003]

(iii) Interrupt acknowledgment. (iv) SIM instruction.

(a) (ii), (iii) and (iv) (ii) and (iv)

(i), (ii) and (iii)

All of these

© Copyright

© Copyright

**HSH** 

olications

(a) Social output dots in a	is true	is executed, the which of the following statement	Q.19 Content of accumulator is 8E H, It SIM instruction
a (	) C	<u>ම</u>	

- **a** Serial output data is i
- RST 5.5 is enable RST 6.5, 7.5 are enable
- None of these
- Q 8 To have the multiprocessing capabilities of the ground is 8086 microprocessor, the pin connected to the yright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission
  - (a) DEN
  - (b) ALE
  - (c) INTR (d) MN/MX
- Ω.21 Effective address is calculated by adding subtracting displacement value to (a) immediate address 익
  - (b) relative address
  - absolute address
  - base address
  - [IES-2001]
- Q.22 In 8086, CS: 907EH, IP: 0FFFH find effective or physical address
  - (a) 90FFF H (c) FFF09 H
  - (b) 917DFH (d) None



#### Numerical Data Questions Type

- Q.23 The total number of memory access involved processor executes the instruction LDA 2016 H (inclusive of opcode fetch) when an 8085
- Q.24 If the clock frequency of a microprocessor is B instruction is 5 MHz. Then the time required to execute PUSH

Q.25 Consider the execution of the following

2050 H and 2051 H and the registers H and SHLD 2050 H instruction by a 8085 microprocessor: After execution the contents of memory locations LXI H, 01FF H H and

> Q.26 If the accumulator of the INTEL 8085A operation has set the carry flag, the instruction microprocessor contians 37 H and the previous ACI 56 H will result Hex.

Q.27 If the content of accumulator after execution of RIM is A9H, then interrupt pending is, serial data received is and



## Conventional Questions

Q.28 Draw and explain architecture and pin diagram of 8085 microprocessor.

Q.29 Draw the timing diagram of OUT 80 H instruction if [A] = 50 H and  $f_{CLK} = 5 \text{ MHz}$ 

Q 8 Explain the sequence of steps involved in CALL and RETURN instruction in 8085.

Q.31 Draw and explain architecture of 8086.



### Try Yourself

- Ξ. Explain flag register in 8085 with suitable example.
- **T2** Explain DMA (Direct memory access) operation
- <u></u> Find the content of accumulator when the LXI H, 0107 H LXI SP, 00FF H The following program starts at locations 0100 H. program counter reaches 0109 H is. MVI A, 20 H

[Ans: 00H]

Ω ω

<u>0</u>

## Multiple Choice Questions

An 8085 microprocessor executes "STA 1234 H" written at the address pins  $A_{15} - A_8$  is is fetched and executed, the sequence of values copies the contents of the Accumulator to the with starting address location 1FFE H (STA 16-bit address location). While the instruction

- (a) 1FH, 1FH, 20H, 12H
- (b) 1FH, FEH, 1FH, FFH, , 12 H
- (c) 1FH, 1FH, 12H, 12H (d) 1FH, 1FH, 12H, 20H, 12H
- [GATE-2014]
- Ω 2 sequence of instructions, what will be the content The stack pointer of an 8085 micro-processor is of the stack pointer? ABCD H. At the end of execution of the © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.
  - **PUSH PSW PUSH D** 춪
  - (а) АВСВ Н JMP FC70 H
  - (c) ABC9 H
  - (b) ABCA H (d) ABC8 H
  - ES-2009]
  - In an 8085 microprocessor, the contents of
- (a) 01 H SUB B (c) F0 H accumulator, after the following instructions are MVI B, FO H executed will become (b) 0FH (d) 10H

Microprocessors

**Programming of** 

ANA A, ORA A, XRA A, SUB A, CMP A Now consider the following statements:

Consider the following 8085 instructions:

- All are arithmetic and logic instructions
- All cause the accumulator to be cleared irrespective of its original contents
- All reset the carry flag
- Which of these statements is/are correct? All of them are 1 byte instructions
- (a) 1, 2, 3 and 4 (b) 2 only
- (c) 1, 2 and 4 (d) 1, 3 and 4

IES-2005]

Consider the following 8085 microprocessor

Ġ

FF00 H: MVI A, DC H program ORA A

SUB M LXI H, FF08 H

OUT A2H

displayed at output port A2 H is After execution of the command HLT, data

- (a) 3A H
- (b) DC H
- (c) A2 H
- (d) Can't be determined due to insufficient data
- 6 in INTEL 8085 starts at 3000 H Consider the following program to be executed

SALL PUSH D PUSHH EXI SP, 3050 H 4000 H

POP H

www.madeeasypublications.org

respectively

MADE FRAIL

© Copyright

© Copyright

MADE **BS9** 

cations

Ω.7 Q.9 8. 8. . 구 QUIT: 9011 H: HLT Consider the following assembly language 900F H : XRA A 8-bit numbers stored in registers B and C? Which one of the following 8085 microprocesso 9007 H: MVI B, 66H 9003 H: LXI H, 9009H after the execution of program are respectively The content of stack pointer and accumulator program in INTEL 8085 <u>O</u> 9 (a) FF00 H, 00 H 9010 H: RP 900C H: JMP QUIT 9009 H: CALL R1 9006 H: PCHL 9000 H : LXI SP, FF00H (b) 3009 H, 3FFC H (a) 300A H, 3FFC H <u>a</u> (c) FEFF H, 90 H (d) 3009 H, 3FFE H (c) 300A H, 3FFE H programs correctly calculates the product of two counter and stack pointer contains respectively After execution of HLT instruction, the program [ | | DCR B INR B DCR B CMPC CMPC ADD C ADD C DCR B MVI, A, OOH **JNZ LOOP** MVI A, 00 H MVI A, OOH JNZ LOOP MVI A, OOH JNZ LOOP FEFE H, OC H FE01 H, 66 H © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission Q.10 Consider the following assembly language Q.11 Consider the assembly language program given Q.12 Match List-I (Instruction) with List-II (a) Zero (c) 4 (a) B9 H (c) 32 H using the code given below: program in INTEL 8085, if z = 0; given Find 'XX' if  $f_{\rm CLK}$  = 5 MHz and total execution (5) HLT (6) DISPLAY XRA A (7) OUT P time of program is 500 µs. (Application) and select the correct answer below How many times the loop L2 is executed? L2 : DCX B 12 : DCR B ö Ö (a) 00 H, 95 H data displayed at PORT 1 and content of flag If the above program is executed in 8085 then (c) C5 H, 94 H register is respectively. ω  $\Im$ SIM JNZ L2 LXI B, 0004 H MVI B, XX H DAA JNZ L2 SPH List-I ဌ OUT PORT1 2 Ö MVI A, 8FH (b) C5 H, 95 H (d) 00 H, 44 H CAH (b) B2 H (d) A6 H DISPLAY (b) 1 (d) Infinite PORT1 ĊΩ 4. 'n Checking the Initializing the stack BCD addition 16-bit addition mask setting current interrupt Serial output data pointer List-II

 $f_{\rm CLK} = 2 \, {\rm MHz}$ , then time for which loop executes usec.

L1 : RAL JNC L1

ORA A

**Publications -95** 

Q.17 Consider the assembly language program given below.

MVI A, 84 H MVI B, AB H

(a) 5 (b) 4 (c) 5 (d) 3

57 NO

SUB B

MOV D, A

then total time required to execute the above If 8085 is operating at a frequency of 3 MHz program\_ \_μsec.

Q.13 LXI H, 9876 H

STA 4000 H MOV A, M SHLD 5000 H <u>₽</u>0

Numerical Data

Type

Questions

.18 Consider the program given below for INTEL 8085 MVI C, 0B H

The total number of memory accesses required DCR C MOV A, M INR E INR L JNZ LOOP LXI D, 3400 H LXI H, 2400 H STAX D

Q.14 Consider the following assembly language

Length of the program is

bytes.

program in INTEL 8085.

DCX B LXI B,

000FH

 $\frac{8}{2}$ ດັ

Ŧ 

1.19 Consider the following 8085 microprocessor

,

assembly language program. LXI SP, 0200 H

LXI B, 1028 H

LXIH, 42FF H

Q.15 Consider the following assembly language

While execution of above program the loop will

\_ times

be executed \_

program in INTEL 8085.

MVIC, 00 H

L3: DCR C

JNZ L3

PUSHH

LXI D, 20FE H

DAD B SCHG

드 DADD

After execution of above program content of HL register pair is


Q.16 Consider the following assembly language

How many times the instructions DCR C

executed\_

program in INTEL 8085

MVI A, 1C H



## Conventional Questions

Q.20 Write an assembly language program to transfers 5 bytes of data from location 5000 H to 9000 H in INTEL 8085.

© Copyright

**PSH** 

www.madeeasypublications.org

© Copyright

www.madeeasypublications.org

MADE

ERSY

MADE Publications

- Q.21 Write on assembly language program to find of data . Store the count of even numbers in B and odd numbers in C. number of even and odd number from n bytes © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission.
  - Q.22 Write an ALP to find smallest number from 10 bytes of data.
  - Q.23 Write an assembly language program to generate a delay of 100 msec in INTEL 8085.



#### Try Yourself

Consider the following assembly language program

DCR A INR B **JNZ LOOP** JC LOOP

MVI B, OF H MVI A, 50 H

the number of times INR B executed The program is executed in INTEL 8085, find

[Ans: 1]

Consider the following 8085 microprocessor program MVI C, FF H

**T2**.

MVI B, FF H

L1: DCR C

JNZ L1 DCR B

JNZ L1

How many times DCR C instruction executes? [Ans: 65,279]

Consider the following instructions executed in

PUSH AX; AX has 0020H in it

PUSH BX; BX has 1234H in it POP AX;

ADD AX, BX;

POP CX

Find the content of CX register after execution.

[Ans: 20 H]

# and I/O Interfacing



## Multiple Choice Questions

- Q.1 RAM and ROM, both are
- Randomly accessed memory Sequentially accessed memory
- (c) Either (a) or (b)(d) RAM: Randomly accessed, sequentially accessed ROM
- Q 2 Memory chips of four different sizes as below are available :
- 3. 8K×8 1. 32 K × 4 4. 16K×4 2. 32 K × 16

space of 8085 microprocessor? list are Read/Write memory. What minimal All the memory chips as mentioned in the above (a) 1 and 2 combination of chips alone can map full address (b) 1 only

(d) 4 only IES-2005]

(c) 2 only

Q S A memory of 8 KB is designed using 2048  $\times$  8 (a) 4 (c) 8 RAM chips. The number of chips required are (d) 6 (d) 16

Ω 4. In a  $512 \times 4$  ROM chip, the number of address lines are

(a) 512 (c) 9 (b) 4 (d) 11

Ω.5 Which of the following components are used in interfacing memory with microprocessor (b) Encoder

(a) Tristate buffer (c) Latch (d) All of the above

Ending address of an 8 KB ROM is B72E H find


. O

starting address

(a) D72DH (c) 6543 H

(b) 972FH (d) None

Consider the  $3 \times 8$  decoder given below




If this to be used with 8085 to generate read and write control signals then valid outputs are

.

(a)  $D_0$ ,  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_4$ ,  $D_5$ ,  $D_6$ ,  $D_7$ (b)  $D_0$ ,  $D_1$ ,  $D_2$ ,  $D_4$ ,  $D_5$ ,  $D_6$ (c)  $D_1$ ,  $D_2$ ,  $D_5$ ,  $D_6$ (d)  $D_0$ ,  $D_3$ ,  $D_4$ ,  $D_7$ 

© Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. .8 Memory map of given interfacing logic is



<u>(a)</u> (c) (b) (a) 7800 H - 7FFF H 7000 H - 77FF H

MADE

5583


www.madeeasypublications.org

© Copyright

www.madeeasypublications.org

Publications **HSY** 

<u>ධ</u> What memory address range  ${\rm A_0}$  to  ${\rm A_{15}}$  in this figure are the address lines and CS means Chip select represented by chip#1 and chip #2 in the figure <u>s</u> NOT



Q.10 Consider the figure given below.

processor 8085 Micro-

Air conditionerHeaterCoffee potT.V. © Copyright: Subject matter to MADE EASY Publications, New Delhi. No part of this book may be reproduced or utilised in any form without the written permission. <u>ම</u> ල <u>b</u> **a** It establishes the way data is coded

Input

*ઌઌ૿ઌ૿ઌૻઌઌઌ* 

Light 1 Light 2 Light 3 Light 4

97 H

time delay in a microcomputer system is **INTEL 8251 INTEL 8253** 

Q.14 What is the maximum memory that can be interfaced with INTEL 8086?

MADE ERSU

Publications

(d) 2 MB

(c) 8 KB

(ii) Heater and T.V. are ON (i) Air conditioner and coffee pot are ON. Which of the following statements is/are true (iii) Only 2 Lights are ON.


(iv) T.V. and only Light 4 are ON

(a) (ii) and (i)

(c) (iii) and (iv)

(d) (ii) and (iv) (b) (*ii*) only

Q.11 For the 8085 microprocessor, the interfacing circuit to input 8-bit digital data  $(DI_0 - DI_7)$  from an external device is shown in the figure. The instruction for correct data transfer is



(a) MVI A, F8 H (c) OUTF8 H

(b) IN F8 H

[2014 : 2 Marks, Set-2] (d) LDA F8F8 H

Q.12 The following is not true for RS232 standards

It defines signal voltage levels It defines standard connector configurations Does not decide data transmission rate

Q.13 The interfacing device used to generate accurate <u>ල</u> **INTEL 8257** (b) INTEL 8253 (d) INTEL 8259

(a) 64 KB (b) 1 MB

www.madeeasypublications.org

2

10H

XRI C2H N O1H The following instructions are executed.

© Copyright

© Copyright

MADE

**FRSH** 

blications

MADE

Publications FRSH

#### Numerical Data Questions **Jube**

0.0

**Q.15** The internal memory 으 INTEL 8085

Q.16 Maximum number of 256 x 4 memory chips that microprocessor are be interfaced with INTEL 8085

Q.17 A read write memory chip has a capacity of address lines and data lines, then minimum 32 kb. If the memory chip is having equal number number of data lines are

Q.18 A memory system of 128 K bytes needs to Q.19 In INTEL 8085, suppose the peripheral mapped each and a decoder circuitry constructed with be designed with RAM chips of 2 K bytes I/O has address length of M and memory minimum number of decoder chips required in  $1 \times 2$  decoder chips with "enable" input. The design are

mapped I/O has address length of N. Then M + N =



## Conventional Questions

Q.20 Describe various interfacing components


Q.21 Design a memory of 8 KB using 2048 x 8 RAM chips such that the memory map is 2000 H to

Q.22 What are the differences between memory mapped I/O and I/O mapped I/O?

Q.23 Write an ALP to access a data byte from port address 60 H and send it to port address 70 H where a display is connected. Draw the required interfacing logic circuit.

.24 If the output of the NAND gate is connected and memory map of the memory chip a memory chip  $\overline{CS}$  line then find the capacity

Q



Try Yourself

ပ္ပ

of 8085 can be treated? bytes then in how many pages total memory If a page of memory is assumed to be 256


[Ans: 256]

<u>5</u>

with an 8-bit microprocessor that has 16 address A 1 Kbyte memory module has to be interfaced are connected to the corresponding address select  $\overline{CS}$  of the memory module is connected lines of the memory module. The active low chip lines. The address lines  $A_0$  to  $A_9$  of the processor the decoder, with  $\mathrm{S}_{\mathrm{2}}$  as the MSB. The decoder low outputs.  $S_0$ ,  $S_1$ , and  $S_2$  are the input lines to to the  $\mathcal{Y}_5$  output of a 3 to 8 decoder with active

1

range(s) that gets mapped onto this memory EN<sub>2</sub> enable lines as shown below. The address has one active low  $\overline{EN_1}$  and one active high module is (are)



 $3000_{
m H}$  to  $33{
m FF}_{
m H}$  and  ${
m E000}_{
m H}$  to  ${
m E3FF}_{
m H}$ 

(b) (a) 1400<sub>H</sub> to 17FF<sub>H</sub>

5300<sub>H</sub> to 53FF<sub>H</sub> and A300<sub>H</sub> to A3FF<sub>H</sub>

<u>ල</u> <u>a</u>  $5800_{
m H}$  to  $5{
m BFF}_{
m H}$  and  ${
m D800}_{
m H}$  to  ${
m DBFF}_{
m H}$ 

[Ans: (d)]